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Preface
During the Ph.D. course many aspects related to the design of Ana-
log Integrated Circuits have been considered with significant gain in
terms of professional and academic experience. Central thread, the
curiosity and the desire for discovering the answer of a problem. Fol-
lowing this motivation the research activity carried on during this
three-years period has been based on three key points: the require-
ments analysis, the evaluation of architectural solutions and finally
the effort to improve and optimize the solution itself.
The main activity was focused on the high-speed analog-to-digital
conversion. On the basis of a time-interleaved converter idea, an high
speed open-loop sampling circuit to be used as front-end stage was
designed. The single conversion channel, based on a pipelined ar-
chitecture, has been considered and the basic blocks have been de-
signed: worthy of mention the flip-around track-and-hold, the flash
sub-converter and the residue amplification circuit. The performance
limits arising from the power consumption boundaries induce to turn
the attention toward the calibration techniques. Digital algorithms to
prevent gain, non-linearity and mismatch related errors have been
deeply analyzed.
In addition to the main research field illustrated above, many col-
lateral activities were carried out; the most important one is related to
the modelling, design and testing of DC/DC Buck converters, briefly
reported as side activity at the end of this dissertation.
Chapter 1
Introduction
The increasing demand for the implementation of more and more
complex signal processing algorithms enforces the scientific research
to improve the performance of the block linking the analog with the
digital world, i.e. Analog-to-Digital Converters (ADCs). A considerable
part of the research effort aimed at moving the border separating the
analog and the digital domains toward the analog input. It is barely
worth noticing that analog circuits does not always benefit from tech-
nology scaling: e.g. reducing the minimum achievable transistor size
in a CMOS process allows to decrease the supply voltages leading to
lower power consumption; despite to the oxide thickness scaling, the
transistors threshold voltage does not scale down likewise, hence se-
rious performance limits in analog circuits arise. On the countrary
the digital circuits fully benefits from the latest deep-submicon tech-
nologies, therefore a design solution relaxing the constraints on the
analog blocks of the converter with a more demanding digital pro-
cessing seems the most promising choice. Moreover digital systems
performing operations once entrusted to the analog circuitry allow
the manufacturer to produce more flexible products in virtue of the
high programmability level of digital solutions.
Advanced Digital Signal Processing (DSP) demands high perfor-
mances to the analog counterpart in terms of speed and accuracy in
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the front-end analog-to-digital conversion, hence the analog design
issues still remain. In order to overcome the design limits imposed by
the technology scaling constrains the analog front-end deficiency are
tolerated and corrected by exploiting embedded software running on
the digital process unit. From another point of view efficients calibra-
tion algorithms allow to voluntarily relax the performance required to
the analog circuitry to save energy, silicon area and design effort.
All the aspects described above are tipically present in comunica-
tion system devices where high frequency bandpass signals must be
transmitted and processed at high speed with a minimum loss of in-
formation and, especially for portable devices, with the lowest power
consumption.
In this chaper a brief discussion on upcoming generation of Ether-
net standard is reported and the designed circuits for this application
are discussed.
1.1 10GBASE-T Ethernet Applications
All along, better performance at lower costs is the main task of elec-
tronic research engineering. This is the reason why Ethernet Alliance,
a global non-profit industry consortium responsible for Ethernet stan-
dard definition and application, has driven the evolution of Ethernet
over Unshielded Twisted Pair (UTP) from 10BASE-T to 10GBASE-T
standard in the last decade.
Adopting a baseband 16 level pulse amplitude modulation (PAM)
at 800Mbaud/s of signaling rate, the signal processing for channel
impairments mitigation, as in example line crosstalk cancellation, is
feasible making 10GBASE-T comunication possible without the use of
ad hoc cable typology. Since 3.125 bits per symbol are required, four
UTP working at 2.5GS/s each, are implemented in order to obtain an
overal transmission rate of 10Gb/s. Further improvements are ob-
tained adopting Forward Error Correction techinques (FEC) as Low-
Density Parity Check (LDPC) and high performances symbol mapping
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as 128 points Double-Square (DSQ128) [1], [2].
Those standard specifications leads to suitable requirements for
the analog-to-digital and digital-to-analog converters to be
implemented in the 10GBASE-T tranceiver [3]. Focusing on the re-
ceiver hardware, the ADC must exhibits a resolution compatible with
10.5 effective bits around a target input frequency of 250MHz
at 800MS/s; in terms of noise and linearity the ENOB specification
leads to a minimum Signal to Noise and Distortion Ration (SNDR) of
65dB. Since the target power budget for the whole tranceiver, depend-
ing on the cable lenght, varies between 1W and 10W, a reasonable
ADC power consumption is about 300mW.
1.2 High-Speed A/D Architecture
1.2.1 State-of-Art
State-of-Art in analog-to-digital converters design approaches the
10GBASE-T requirements however improvements in terms of effec-
tive resolution must be introduced.
At the moment only a few implentation of A/D converters suit-
able for 10GBASE-T application are reported in literature. In exam-
ple, [4] reports a 1GS/s, 11bits ADC. The converter exhibits a peak
SNDR of 55dB, 58.6dB of Signal to Noise Ratio (SNR) which results
in an Effective Number of Bits (ENOB) of 9bits; this solution, de-
signed in a 0.13µm digital CMOS process, shows a core power con-
sumption of 250mW. In [5] a 800MS/s, 11bits exploiting digital back-
groud calibration with comparable performance, designed in 90nm
CMOS, is presented. Both ADCs consist of Time-Interleaved (TI) ar-
chitecture which, at present days, seems the only solution suitable
for the 10GBASE-T speed and resolution requirements.
In a time-interleaved architecture several conversion channels work
in parallel at a reduced conversion rate fc = fs/K where fs represents
the overall sampling frequency and K is the number of interleaved
channels. In order to obtain the required overall conversion rate, a
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Parameters 10GBASE-T Requirement Target
Nominal Resolution n.d. 12
Sampling Frequency 800MS/s 1
4
GS/s= 250MS/s
ENOB
10.5bits 10.5bits
@ 250MHz of input signal @ half Nyquist
SNDR 65dB 65dB
Power Consumption n.d. 300mW
Technology Process n.d. 65nm CMOS
Supply Voltage(s) n.d. 1.2/2.5V V
Temperature Range n.d. 0− 100C CMOS
Table 1.1: Design Specifications (n.d. = Not declared in 10GBASE-T standard specifications).
single conversion channel working with a samping rate in the hun-
dreds ofMHz range is required. Considering a 65nm standard CMOS
process some solutions has been published in the last two years: [6]
and [7] report two 10bits pipeline ADC, at 100MS/s and 125MS/s re-
spectively, both with an effective number of bits lower than 10bits;
a faster solution with lower resolution in reported in [8]. It is woth
noticing that the higher the interleaving factor K, the lower the single
channel sampling rate, however, more stringent is the timing accu-
racy.
1.2.2 Purpose of the Work
Time-Interleaving
Purpose of the present work is the design of a 250MS/s, 12bits pipeline
analog-to-digital converter in a 65nm CMOS process, to be used in
1GS/s Time-Interleaved architecture. In Tab.1.1 the target performa-
ces are collected and compared to the 10GBASE-T standard require-
ments. The TI architecture is composed of four channel working at
250MS/s each, driven by a Front-End Track-and-Hold (FETH) sam-
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pling the input signal at the converter full rate of 1GS/s; the four
conversion channels are driven by four 250MHz clock shifted of a
quarter of clock period and the output data is obtained by multi-
plexing the channels results. Since each channel track-and-hold is
driven by a 25% Duty Cycle clock, only one channel loads the Front-
End Track-and-Hold (FETH) when it is working in tracking phase;
this solution allows to reduce the loading capacitance driven by the
front-end stage, thus relaxing the current capability demanded to the
1GS/s FETH. In Fig.1.1(a) a schematic representation of the TI-ADC
is shown whereas in Fig.1.1(b) the channels timing is reported, as-
suming CKit to be the i-th channel track-and-hold clock signal and
assuming CKic to be the i-th channel converter clock.
A/D Pipeline Conversion Channel
From the single channel specifications described above, the conver-
sion channel is designed adopting a Pipeline architecture. Among the
wide range of topologies, pipelined ADC represent the most reason-
able choice for medium resolutions at medium-to-high conversion
rates; since the effective converter resolution mainly depends on the
performance of the first stages, the front-end stages represent the
true bottleneck of the whole chain.
In this work a switched-capacitors pipelined ADC is presented with
reference to the architecture reported in Fig.1.2. It is composed of
L + 1 stages where the first stage is the channel track-and hold. All
the subsequent stages are composed of a switched-capacitors Multi-
plying Digital-to-Analog-Converter (MDAC) that performs at the same
time input sampling (SH), residue calculation and amplification. Each
stage embeds a flash Analog-to-Digital Sub-Converter (ADSC) imple-
menting a rough quantization of the (amplified) residue provided by
the provious stage. The digital output of the pipeline converter is ob-
tained by composing the outputs of all sub-converters (ADSC) D1, D2
with a digital-correction algorithm. Different configurations, in terms
of resolution of the ADSC embeded in each conversion stage, lead to
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Figure 1.2: Pipeline ADC Architecture: (a) L-stages pipeline chain;
(b) i-th stage detailed representation.
different capacitors size and different performances demanded to the
operational amplifier (OPA) of each MDAC.
In order to prevent the residue over-range the Redundant Signed
Digit correction technique (RSD correction) has been adopted. In ex-
ample, a full-3bits pipeline stage, is composed of a 7 decision levels
coarse ADSC1; an ADSC thresholds shift with respect to the nominal
position as well as a comparator offset component may produce am-
plified residue over-range (the amplified residue exceed the full-scale
range), involving a conversion error; removing an ADSC decision level
the flash converter resolution decrease to 2.5bits however an LSB/2
decision level shift is tolerated2
1Being N the number of bit, a full-3bits the stage flash converter requires
no. of DecisionLevels = 2N − 1 (1.1)
2Being LSB the 3bit converter Least Significant Digit. Being N the number of bit,
a 2.5bits the stage flash converter requires
no. of DecisionLevels = 2N − 2 (1.2)
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1.3 65nm Low-Leakage CMOS Process
The proposed design has been implemented by exploiting a standard
65nm low-leakage CMOS process with 10 Metal Levels (two Top Met-
allization), provided by SMICTM (Semiconductor Manufacturing Inter-
national Corporation). The standard process includes both core tran-
sistors (thin oxide MOSFETs) and I/O transistors (thick oxide MOS-
FETs) suitable for 1.2V and 2.5V operations respectively. The design
kit includes linear MIM capacitors (Metal-Insulator-Metal) mandatory
for high-linearity switched-capacitors circuits.
1.4 Contents
The Dissertation is organized as follows:
• Chapter 2 describes the Front-End Track-and-Hold design and
the simulations results.
• Chapter 3 after a brief introduction on the conversion channel
specifications, the pipeline stage blocks design and the obtained
performance are discussed.
• Chapter 4 shows the Gain and Non-linearity Calibration algo-
rithm and the MDAC Capacitors Mismatch estimation approach
with Matlab R© models description and simulations results.
• Chapter 5 ends the dissertation about the main research activ-
ity.
• Chapter 6 briefly reports the side activity on DC/DC Buck Con-
verter Modelling, Design and Testing.
Chapter 2
Front-End 1 GS/s
Open-Loop Track-and-Hold
As discussed in Chapter 1 high-speed, medium-to-high resolution
analog-to-digital conversion requires special circuit solutions such
as Time-Interleaving (TI) approach which in turn calls for Front-End
Track-and-Hold (FETH). Generally speaking the task performed by a
track-and-hold amplifier is the ”signal freezing” in order to mitigate
the settling and timing requirements of subsequent stages: for con-
verters without any sampling circuit, the front-end stage elaborates
fast-varying signal therefore it must exhibit a suitable bandwidth. In
TI architecture the time-skew affecting the interleaved channels could
seriously degrade the overall resolution; since each channel is fed
with sampled signal (ideally constant in the hold phase) by means of
a track-and-hold circuit the inter-channel timing mismatch is toler-
ated.
The foremost concern in the present design is the required sam-
pling rate. Since the FETH must work at the TI analog-to-digital con-
verter frequency, a wide bandwidth circuit is mandatory for preserv-
ing the linearity performance of the converter. Closed-loop solutions
presented in [9] and [10] can benefit of the reduced distortion due to
the feedback loop, however the feedback lopp itself limits the signal
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bandwidth.
Open-loop samplers ensure high speed nevertheless require special
circuit solutions for meeting the linearity requirements.
In this chapter an open-loop track-and-hold composed of an input
buffer and a sampling network is presented and the design issues
related to such circuits are illustrated.
2.1 Architecture
The FETH is designed for 1GS/s operations with a nominal resolu-
tion of 12bit. For the reasons descripted above an open-loop config-
uration has been chosen; it is based on a pseudo-differential input
buffer realized by means of a pair of source followers (SF) and a pair
of bootsrapped switches (BS). If the inter-channel (in TI structure)
mismatch is negligible, the FETH can drive dirctly the hold capacitor
of each channel sampling stage; moreover providing to each sampling
network of each stage a clock with a duty cycle of 25% allows the
FETH to drive only one channel during each tracking phase. Some
considerations about this basic blocks are discused in the next sec-
tions.
2.1.1 Source Follower Stage
The PMOS SF stage schematic is shown in Fig. 2.1(a) whereas the
small-signal model is reported in Fig.2.1(b) [11]. All the non-linear
contributions in the model of the MOS transistor are the reasons of
the distortion being, together with the noise performances, the main
issue of the present design. An exhaustive analysis of the source fol-
lower non-linearities is reported in [12].
The first problem arises from the body effect: since the bulk of
M1 is tied to a fixed voltage, the modulation of the threshold by the
source-bulk voltage leads to a signal-dependent changing in the dif-
ference vo−vi generating distortion. The effect is canceled if the source-
bulk voltage is kept constant. However, a simple source-bulk con-
2.1. Architecture 11
(a)
Vdd
Mbias
M1
IbiasVbias
Vo
CL
Vi
(b)
CLvi
vo
Cgs
Cbg
gmvgs
CP
gds
Figure 2.1: PMOS Source Follower: (a) schematic and (b) small-signal model
nection adds the well-substrate capacitance to the output load. It is
worth noticing that in the case of a NMOS SF, a triple-well process is
mandatory.
If the body effect is avoided, the vds-dependent output conductance
of M1 is the second cause of distortion. It is worth noticng that gds
modulation effect arises in Mbias too; however, since the bias current
generators can be implemented by means of advanced architectures,
i.e. high-swing cascode mirrors, the output conductance modulation
of the upper part of the circuit results negligible and the bias current
can be considered almost constant. The vds-dependence of gds1 can be
mitigated by chosing the proper channel length and the bias point of
M1 [13]. In [14] the benefits of the cascode architecture and the head-
room limitations are shown.
The third non-linear effect is related to the output current. The
output voltage tracks the input and a frequency-dependent current
flows through the load capacitance at the output node; the overall
output node capacitance is due to the parasitic capacitance at the
buffer output CP and to the hold capacitor CH . Since the output
impedance of the bias structure is high, the output current affects
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Figure 2.2: PMOS Source Follower and sampling network.
the drain current of M1, causing a frequency and amplitude depen-
dent modulation of the gate-source voltage. This effect leads to har-
monic distortion affecting the output signal [13].
Using the SF buffer to drive a sampling network, the distortion
caused by the settling error may become the dominant non-linear ef-
fect. In [15] the settling behaviour model of a SF based on sampling
circuit is presented and the optimized sizing is discussed.
The resolution of the FETH is affected by the noise performance
as well. The buffer broadband noise is filtered by the driven sampling
network; tipically the follower contribution is lower than the quan-
tization noise and the overall noise performances are limited by the
sampling network (see Section 2.3).
2.1.2 Sampling Network
The basic elements of a sampling network are the switch based on a
MOS transistor and the hold capacitor, as shown in Fig. 2.2. The hold
capacitor CH must be sized according to the noise requirements and
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using the well-known relationship v2n = kT/CH , v
2
n being the rms out-
put noise contributed by the switch on-resistance. The main cause
of harmonic distortion is the signal-dependent on-resistance of the
switch, since its overdrive voltage depends linearly on the output volt-
age. The usage of a complementary transmission gate lowers the on-
resistance value and thus attenuates only the harmonic distortion
due to this effect.
Another relevant effect is the charge injection of the MOS switch at
the sampling instant. Considering a level-1 MOS model and an equal
partitioning of the channel charge at the drain and source terminals,
the signal-dependent injected charge leads to offset and gain error.
However a more accurate analysis, mandatory for deep-submicron
devices, reveals that the channel charge injected to the output node
at the switch turn-off, exhibits a non-linear dependence on the ter-
minals voltage. Since the gate-source voltage and the charge forming
the channel depend on the input signal, the error voltage arising dur-
ing the turn-off is non-linear and it becomes a source of harmonic
distortion.
2.2 Design Considerations
2.2.1 Requirements Overview
In order to match the 10GBASE-T requirements the proposed FETH
must exhibit a nominal resolution of 12bits with an ENOB greater
than 10.5 at 250MHz of input signal [1], therefore the required SNDR
must be greater or equal to 74dB. Neglecting harmoinc distortion with
respect to noise (i.e. SNDR ≈ SNR), the SNDR spec can be used to size
the hold capacitor CH as described in the previous section: assuming
the input amplitude to be 500mV, 74dB of SNDR leads to an hold
capacitance as large as 1pF. Such a large capacitance has detrimental
effects on the distortion and a trade-off is mandatory. Two different
design have been contemplated: at first a 400 fF capacitor have been
selected whereas a 1.2pF solutions has been evaluated (see Section
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Figure 2.3: PMOS Source Follower schematic: (a) pseudo-differential schematic
and (b) common-mode control loop
2.3) in order to obtain better noise performances.
2.2.2 Input Buffer
As afore-mentioned, the input buffer is composed of a pair of PMOS
SF as shown in Fig.2.3(a). Initially, a low-voltage solution (1.2V sup-
ply) has been evaluated; however, the limited output swing allowed
to achieve a suitable distortion levels with a signal amplitude as low
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as 300mV, being incompatible with the SNR requirement; in order to
preserve the SNR, a lower input amplitude calls for higher capacitors
size leading to higher, and then inaceptable, power consumtions. A
larger signal swing calls for a higher supply voltage. To this aim a 2.5V
supply architecture combining I/O MOSFET (thick oxide) with CORE
MOSFET (thin oxide) is adopted. Similar results can be obtained us-
ing thin oxide transistors only and using a cascode current genera-
tor. Since the FETH is designed to drive an ADC with 1.2V of supply
voltage (low-power solution), the output of the buffer has to be kept
lower than 1.2V controlling the buffer output common mode level. As
a consequence M1a and M1b, that represent the pseudo-differential
pair, can be realized by means of thin oxide transistors whereas the
bias current generatorsM3a andM3b can be realized using thick oxide
MOSFET; this solution allows to benefit of the larger gm and transition
frequency for the thin-oxide followers input devices and at the same
time guarantees a large source-drain voltage for the current gener-
ators. The last condition is mandatory to achieve an almost signal-
independent gds for M3a and M3b.
The body effect cancellation is obtained by driving the bulk of the
input devices, M1a and M1b, by an auxiliary pair of source followers
composed by M2a, M4a and M2b, M4b. This solution forces the bulk to
track the source with a DC shift without loading the main follower
output with the well-substrate capacitance.
The impact of the output common mode voltage (Vocm) on the dis-
tortion performance calls for a closed-loop control. A scaled replica of
the follower is added and a feedback loop controls the input common
mode voltage to avoid the process-variation of the output DC level. As
shown in Fig. 2.3(b), the loop is composed of the replica, a reference
voltage Vref and a single-ended operational amplifier which controls
the replica input voltage and the common mode input voltage of the
main source follower (Vicm). As mentioned before, the Vocm is chosen
so that the output voltage does not exceed 1.2V and the MOSFETs
M1a,b are in saturation region; moreover Vocm is optimized according
to the performance of the sampling switch. Due to the control loop,
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Vocm exibiths only a +1/ − 5% of variation with respect to the typical
value of 700mV, over the full corner space.
The bias current of the Source Follower is selected according to
the Slew-Rate requirements; assuming a 1V peak-to-peak sinusoidal
input at 500MHz and a load capacitance of 400 fF, the minimum bias
current is 670µA [13].
The transistors sizing was based on a methodology using the con-
cept of Inversion Factor (IF) [16]. Considering M1a,b in saturation re-
gion and in weak inversion (WI) the intrinsic gain is high and the
drain-source saturation voltage is low whereas in strong inversion
(SI) the thermal noise is minimized. In WI the transistors aspect ratio
compatible with the calculated bias current is high and the parasitic
capacitances become relevant, hence the SI operation is chosen. As-
suming the length to be 2.5µm to reduce the impact of the channel-
length modulation effect and assuming IF to be 10, the source-drain
saturation voltage results 230mV; with a Vocm of 700mV the SF MOS-
FETs are always in saturation region.
2.2.3 Sampling Switch
Conventional switches, i.e. complemetary transmission-gates, are not
adequate for the linearity requirements; it can be shown that the on-
state conducatne for the above switch topology resuts [17]:
gON ≈ µnCox
(
W
L
)
n
(Vdd − Vi − VTHn) + µpCox
(
W
L
)
p
(Vi − |VTHp|) (2.1)
where mun,p is the channel mobility, Cox is the specific gate capaci-
tance, (W/L)n,p is the MOSFETs aspect ratio and VTHn,p is the tran-
sistor threshold voltage. Although for µnCox (W/L)n = µpCox (W/L)p
the on-conductance seems to be independent from the input level,
the body effect introduces a signal dependance which can not be ne-
glected. This effect is as pronounced as the dynamic range is reduced
(low-voltage driving clock).
In order to mitigate the undesired effect above, a rail-to-rail scheme
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Figure 2.4: Rail-to-rail switch.
has been adopted. The used Bootsrapped Switch (BSW) schematic
(1.2V supply) is shown in Fig.2.4; based on [18] solution, several
MOSFETs have been removed in order to ensure high-speed opera-
tion. Keeping the Vgs of the main switch M0 (Vgs0) constant, the on-
resistance and the channel charge become indipendent from the in-
put signal and the related distortion is thus eliminated; in a single-
ended version charge-injection generates pedestal error whereas in a
differential structure, neglecting transistor mismatch, its effects are
completely removed.
The main issue, in the proposed circuit, is the sizing of the boot-
strap capacitor Cboot, which must be large enough to achieve a gate-
to-source voltage of the MOS switch in track-mode close to the supply
voltage. Due to the boosting, the voltage at the drain/source termi-
nals of M2 and at the drain terminal of M3 exceed the supply voltage,
thus raising oxide breakdown and reliability issues. For this reason
thick oxide MOSFETs were used for M2 and M3. If thick oxide devices
are not available, a cascode architecture must be used instead.
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The bulk terminal of M0 is tied to ground during the hold phase
and it is connected to the source during the tracking phase, by means
of M6, M7 and M8. This solution remove the threshold modulation of
M0 (body effect) and lowers the THD of about 2dB. Furthemore the
oxide stress is reduced for M0.; the drawback is the need of a triple-
well process.
As shown in [19], to ensure a proper amplitude accuracy, RC net-
work represented by the switch and the hold capacitor during the
tracking phase must exhibit a 3dB-bandwidth higher than 2
N−1
2 fin;
where N is the resolution and fin is the input frequency. Assuming
CH to be 400 fF, a resolution of 12 bit at a 250MHz input frequency,
requires a minimum sampling network bandwidth of 11.3GHz. The
size of M0 must be chosen according to the requirement described
above. As shown in Section 2.3, the designed switch exhibits a 3dB-
bandwidth higher than 10GHz.
The switches composing the boosting network are sized to provide
the minimum voltage drop: higher size MOSFETs lead to a higher
power consumption of the clock buffer, hence a trade-off is manda-
tory.
2.3 Simulations
2.3.1 FETH Simulations
The proposed circuit has been simulated over the full Process-Voltage-
Temperature corner space; i.e. a ±10% of tollerance on both the sup-
ply voltages (1.2V and 2.5V) and a 0◦ − 100◦C temperature range are
considered. At first the input buffer and the sampling network have
been simulated separately in order to evaluate the performaces of
such blocks; subsequently the whole FETH has been considered and
the main resulting features are reported as follow comparing the 400 fF
and the 1.2pF design.
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AC Performaces
The AC behaviour of the FETH has been verified: the 3dB-bandwitdh
of the whole system is 16.1GHz and 10.4GHz in the typical-case and
in the worst one respectively with a 400 fF of holding capacitor; the
solution designed to drive 1.2pF exhibits a typical 3dB-bandwitdh of
22.99GHz and a worst-case one of 16.96GHz. The SF, as described
in [11], exhibits a wide bandwidth behaviour while the overall 3dB-
frequency of the whole FETH is limited by the sampling network. It
is worth noticing that the input buffer ehibits a gain quite lower than
one (≈ 0.2dB of attenuation).
Noise Performaces
Noise performance of a periodic steady-state circuit, i.e. sample-and-
hold circuit in which track and mantaining phases alternate, can be
evaluate by means of PSS/PNOISE (Periodic Steady-State/Periodic
Noise) analysis [20]; since the main noise contributions descend from
the circuit during the tracking phase similar results have been ob-
tained using the simpler and faster continuous-time NOISE anlysis
performed keeping the switch on.
Fig.2.5 shows the noise output voltage spectral density for both
designed circuit (400 fF and 1.2pF of holding capacitance). The equiv-
alet root mean square output noise voltage, integrated over a conser-
vative bandwidth 1Hz÷ 100GHz, results typically lower than 143µV
and lower than 79µV with the 400 fF and 1.2pF designs respectively
whereas the worst-case voltages result lower than 161µV and 97.1µV.
Assuming the input amplitude to be 500mV, the worst-case SNR re-
sults 67dB with 400 fF and 71.2dB with 1.2pF.
Linearity Performances
Fig.2.6 shows the FETHA transient behaviour. The linearity of the
FETHA is a matter of primary importance: such performance is eval-
uated calculating the Discrete Fourier Transform (DFT) of the out-
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Figure 2.6: FETHA Transient behaviour: Typical case.
put samples obtained in response to several significat input stimu-
lus; since the 10GBASE-T information bandwidth is centered around
250MHz, single-tone and two-tones test at that frequency have been
performed.
Transient simulations were performed at 1GS/s sampling speed
and a 1V (differential peak-to-peak amplitude), 265MHz input sine-
wave as shown in Fig.2.6. At such frequency the 440 fF design exhibits
a total harmonic distortion lower than −92dB and −82dB in the typ-
ical and in the worst cases; comparable results have been obtained
for the 1.2pF version. An example of DFT spectrum of the sampled
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output signal is shown in Fig.2.7. The FETHA THD has been evalu-
ated for different input amplitude: as shown in Fig.2.8 considering
the 440 fF design and a 265MHz input sine-wave, the THD increases
monothonically with the input amplitude. Likewise the FETHA lin-
earity performances have been analyzed sweeping the input signal
frequency: as shown in Fig.2.9 considering the 440 fF design and a
1V input sine-wave, the THD is optimized around the 250MHz target
frequency; it is worth to notice that at lower frequency the channel
lenght modulation is the main linearity degradation effect whereas at
higher frequency the output current through the hold capacitor be-
come the dominant factor.
Two-tones tests were performed over the full corner space with
234.3MHz and 265.6MHz input stimuli: the simulated SFDR is 86dB
and 79dB in the typical and worst-case respectively, for the 400 fF;
beside, for the 1.2pF design, the SFDR results 81.7dB and 79.7dB in
the typical and worst-case respectively. Fig 2.10 shows a two-tones
simulation results with input stimuli at 248.0MHz and 251.9MHz and
considering a typical corner; the intermodulation products are visible
at 244.1MHz and 255.8MHz.
Power Consumption
Considering the 400 fF design the overall worst-case power consump-
tion is 10.6mW, including the buffer, the rail-to-rail switch and the
clock buffer. The current consumption of the 2.5V and 1.2V analog
supplies are 1.85mA and 290µA respectively, whereas the digital sup-
ply provides 3.93mA. For the 1.2pF version the total power consump-
tion does not exceed 15.3mW.
2.3.2 Final Consideration
In Tab.2.1 a summary of the simulated performances is reported.
Assuming the input amplitude to be 500mV , joining the SNR infor-
mations and the THD values the ENOB can be estimated: the 400 fF
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CH = 400 fF CH = 1pF
RMS Output Noise Voltage (Vnorms) [µV] 161 97.1
THD [dB] −82 −82
SFDR [dB] 79 79
SNR [dB] 67 71
SNDR [dB] 66 69
ENOB [bit] 10.6 11.2
Power Consumption [mW] 10.6 15.1
Table 2.1: FETHA worst-case overall performances summary.
FETHA exhibits a SNDR of 68dB (11bit) and 66dB (10.6bit) in typi-
cal and worst-case, respectively; increasing the holding capacitor up
to 1.2pF, despite of a higher power consumption in orger to provide
comparable 3dB-bandwidth and slew-rate capability, a lower SNR re-
sults and then better overall performances have been achieved: in
particular the worst-case SNDR rises to 69 dB (11.2 bit).
Chapter 3
250 MS/s Pipeline ADC
Channel
3.1 Pipeline Blocks Specifications
By means of accurate stage model described in [21] the more suitable
configuration for the overall application requirements has been indi-
viduated: the proposed chain is composed of five 3bits stages and a
2bit flash converter as last chain stage (333332). It is worth noticing
that this configuration allows to design only one stages architecure,
replicated along the pipeline chain.
The accurate model described in [21], fixed the chain configura-
tion (333332), allows to define the operational amplifiers specifications
for each stage; with reference to the first stage, the critical one in the
whole ADC, the required performances in terms of resolution lead to
stringent gain and bandwidth specification: the first stage amplifier
must exhibiths a DC gain (A) higher than 78dB and a minimum Unity
Gain Bandwidth (UGB) equals to 2.4GHz.
Starting from the required ENOB the Signal to Noise and Distor-
tion Ratio (SNDR), assuming a full-scale input sine wave, is calculated
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Pipeline Stage Capacitors OPA DC Gain OPA UGB
1st 200 fF 78GHz 2.4GHz
2nd 190 fF 66GHz 1.9GHz
3rd 70 fF 58GHz 1.5GHz
Table 3.1: MDACs Operational Amplifiers Specifications for the first three stage.
as follows:
SNDR = 6.02 · ENOB+ 1.76 (3.1)
therefore, 10.5bits of ENOB correspond to 65dB of SNDR. The SNDR
in turn, including both the Total Harmonic Distortion (THD) and the
SNR, is
SNDR =
1
THD−1 + SNR−1
(3.2)
Assuming, to a first order analysis, the SNDR to be equally distributed
between linearity and noise, the minimum THD and the minimum
SNR equal to 71dB. Better linearity allows to relax the SNR constrain.
The total noise budget must be shared among the pipeline stages
and for each stage it must be shared between sampled thermal noise
due to the switches (KT/C) and the operational amplifier. Following
these considerations the accurate model in [21] provides the min-
imum capacitors size that for the first stage results 200 fF. Similar
considerations lead to the FATHA capacitors size of 2pF for a 100◦C
maximum operating temperature; however, such sampling capacitor
involves unacceptable power consumption and a trade-off is manda-
tory; the FATHA capacitor size is chosen to be 1pF. The operational
amplifiers specifications for the first three stages, calculated accord-
ing to the model in [21], are collected in Tab.3.1.
It is worth noticing that such noise levels represent a stringent tar-
get in the operational amplifier design; in order to grant the required
SNR relaxing the noise budget, the input signal amplitude must be
maximized; otherwise the higher signal swing, the higher the impact
3.2. Flip-Around Track-and-Hold Amplifier 27
of non-linearities due to operational amplifier and switches. In this
work the differential peak-to-peak signal amplitude is 1V.
3.2 Flip-Around Track-and-Hold Amplifier
In this paragraph the channel track-and-hold amplifier is presented.
Alhough the switched-capacitors pipeline stage has sampling capa-
bility, the addition of a channel dedicated front-end sampling circuit
is almost mandatory to relax the subsequent stage requirements; if
the first stage is fed directly with the fast-varying input signal (up
to Nyquist rate), it should exhibit dynamic performances much more
stringent than a conversion stage fed with a sampled signal, and then
constant during the acquisition phase.
3.2.1 Track-and-Hold Architecture
Track-and-hold circuits can be obtained by means of open-loop or
closed-loop solutions [22]. The former, suitable for high speed opera-
tion, is hardly compatible for 12bits resolutions; the latter, on the con-
trary, provides high linearity level taking advantage from the feedback
loop however it suffers from poor analog bandwith. Among closed-loop
architectures two possible solutions are available: Charge-Sharing
circuit with gain of 2 and the unity gain Flip-Around solution. Since
the charge-sharing approach exhibits a closed-loop bandwidth halved
with respect to the flip-around one the latter is chosen in order to ex-
ploit the better power efficiency.
In Fig.3.1(a) the simplified schematic of the fully differential Flip-
Around Amplifier (FATHA) here implemeted is shown. According to
the timing diagram reported in Fig.3.1(b), the circuit operation can
be described as follows: during the acquisition phase (φ1) the holding
capacitor CH has the top plate connected to the input signal through
the switches BSW1,2 and the bottom plate is connected to the opera-
tional amplifier common mode input voltage VCMIN through TXG1,2;
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Figure 3.1: Flip-Around Track-and-Hold Amplifier: (a) schematic (b) clock phases.
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at the end of the sampling phase the capacitors bottom plate are iso-
lated from VCMIN by turning TXG1,2 off (φBS ) and after a short dead-
time the input source is disconnected by switching BSW1,2 off. This
opening sequence, known as bottom-plate sampling, avoids charge
injection problems at the tracking to holding phase transition. Dur-
ing the tracking phase the operational outputs are shorted togheter
and fixed to the output common mode voltage VCMOUT in order to pre-
vent the output saturation that may slow down the signal recovering
during the subsequent amplification phase (TXG5,6). Shortly after the
BSW1,2 have been tunrned off, CH is connected between the opera-
tional amplifier input and output terminals closing the feedback loop
through TXG3,4 (φ2). The holding phase begins and the operational
amplifier (OPA) must perform the regenerative transient to settle the
cirtuit output voltage. If the feedback loop is fast enough, a the end
of φ2 (tH ) the output voltage equals the input voltage at the bottom-
sampling instant (tBS):
vout(tH) = vin (tBS) (3.3)
As shown in section 1.2.2, the FATHA is driven by a 250MHz, 25%
Duty Cycle clock in order to allow the FETH to drive only one chan-
nel during each tracking phase. With respect to the situation shown
in Fig.3.1(b), the actual timing differs only in terms of length of each
phase; the clock period is therefore assigned for the 25% to the acqui-
sition phase φ1 and for the remaining 75% to the holding phase. This
solution does not affect the front-end circuit, working at 1GS/s, and
relax the settling capability demanded to the OPA.
The operational amplifier common mode input voltage VCMIN , cho-
sen in order to bias properly the PMOS differential pair of the OPA,
equals to 300mV (OPA supply voltage equals to 1.2V); the output com-
mon mode voltage, controlled by means of a feedback loop is set to
600mV (see. paragraph 3.2).
The FATHA capacitors’ size have been determined according to the
noise performances compatible with the overall resolution of 12bits; it
is worth noticing that a power, noise and matching trade off could be
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needed. In this case four unit of 260 fF each are connected in parallel
to obtain a 1.04pF holding capacitor.
3.2.2 CMOS Switches
One of the most important block in a switched-capacitors circuit are
the switches used to change the signals path at phases transitions.
Depending on the position and the role of the switch in the circuit dif-
ferent performances are demanded to the same switch. In example, as
shown in Fig.3.1(a), the switches TXG1,2 used to connect the CH bot-
tom plate to VCMIN as well as the switches TXG5,6 used to hold the
operational amplifier to VCMOUT during the acquisition phase, work
on constant voltage therefore none particular linearity performance
is demanded. The switches above should exhibit a resistance as low
as in order to grant low drop voltage and fast settling at the turning
on, avoiding significant parasitics loading to the rest of the circuit.
For this reasons complementary transmission gate, with equal NMOS
and PMOS sizes, are used; this conclusion has been drawn after sim-
ulations aimed to evaluate the best trade off between on-resistance
and capacitive parasitics. Some benefits have been proved using com-
plementary transmission gates with dummy switches to implement
TXG1,2.
More complicated is the design of the main switches BSW1,2; since
the input signal is fed to the holding capacitors through BSW1,2, and
the quality of the acquired sample depends on the linearity of these
switches, proper solutions must be adopted. At low supply voltage
(1.2V in this work), being the MOSFETs threshold voltages fixed ap-
proximately to 600mV, the linear region provided by the use of com-
plementary transmission gates is not compatible with the signal am-
plitude. Boosting techniques, similar to the approach shown in chap-
ter 2, have been adopted for the implementation of BSW1,2. Initially
rail-to-rail switches have been used in the feedback path too. The
impact of the parasitics elements, due to the boosting capacitance
and due to the large number of switches, vanish the benefits intro-
3.2. Flip-Around Track-and-Hold Amplifier 31
duced by the rail-to-rail operations; therefore the feedback switches
TXG3,4, are implemented by means of complementary transmission
gates properly sized.
3.2.3 Operational Amplifier
The main task demanded to the track-and-hold operational amplifier
is the transient recover in order to reproduce at the output nodes,
the sampled voltage stored on the holding capacitor CH . Since dur-
ing the acquisition phase the OPA output nodes are shorted to the
common mode voltage and the differential voltage is zero, the step
response demanded to the amplifier must be compatible with the lin-
earity requirements and the clock period. Typically, the transient be-
havior in presence of high swing steps includes a non-linear phase,
during which the OPA works in slew-rate mode, and a linear one dur-
ing which the operational amplifier works in linear region. The slew-
rate phase duration depends on the operational amplifier bias current
whereas the linear settling performance depends directly on the OPA
bandwidth. Although the gain error of the sampling stage is not a rel-
evant issue for analog-to-digital converters, an operational amplifier
achieving high DC gain allows to improve the linearity of the closed-
loop track-and-hold [22]. Based on the cosiderations above, the oper-
ational amplifier gain and bandwidth specifications have been evalu-
ated and a trade off has been individuated: considering the distortion
simulations results an Unity Gain Bandwidth higher than 1GHz and
a minimum DC gain of 70dB appear to be adequate in terms of output
signal resulting THD.
The OPA architecture choice is not a trivial matter hence different
configurations have been investigated. As a first a two-stages, Miller-
compensated OTA has been considered and discarded since the re-
quired settling speed involve difficult compensation and unaccept-
able power consumption. For the same reasons multistage amplifiers
have been discarded. Telescopic amplifier employ five stacked devices
between the supply rails leading to excessive distortion for full-scale
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operations.
For the present design a fully-differential, folded-cascode ampli-
fier exploiting gain boosting techniques has been chosen. A simplified
schematic is shown in Fig.3.2(a). The differential input pair is com-
posed of a couple of PMOS transistors in order to allows low input
common mode voltage operations; in order to prevent output swing
limitations, huge devices on the output node has been designed, pay-
ing attention to the arising parasitic capacitances effects. The output
common mode voltage is controlled by means of a switched-capacitors
sensing circuit, shown in Fig.3.2(b); since during the acquisition phase
the operational amplifier is in idle mode, the sensing capacitance CCM
can be refreshed to be used, during the subsequent amplification
phase, to control the bias current generators M3 and M4.
As afore mentioned, in order to improve the amplifier DC gain,
output resistance boosting technique has been exploited [22], [23],
[24]. Boosting amplifiers ATOP and ABOT are designed as single-stage,
fully-differential, folded-cascode amplifiers with continuous-time com-
mon mode control; a NMOS input pair amplifier has been imple-
mented to drive the PMOS cascode devices whereas a PMOS input
pair with similar performances has been designed to drive the NMOS
cascode devices.
The compensation of a folded-cascode architecture is determined
by the loading capacitance; the main operational amplifier is compen-
sated by means of the holding capacitance whereas the gain boosting
amplifiers are compensated thanks to the loading effects of the gate
capacitance of the driven cascode devices.
The bias current are generated starting from a bandgap voltage
reference; in example, the main amplifier tail current is nominally
equal to 1.2mA whereas the bias current generators M3 and M4 sink
a nominal bias current equal to 3.4mA.
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Figure 3.2: Flip-Around Track-and-Hold fully-differential folded-cascode Operational Amplifier
with gain boosting: (a) main amplifier schematic (b) switched-capacitors common
mode feedback control circuit.
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Parameter Typical Case Worst Case
DC Gain [dB] 83 73
UGB [GHz] 1.73 0.96
Phase Margin [deg] 60 57
RMS Output Noise Voltage [µV]
193/86.1 322/128
1Hz - 10GHz/1Hz - 3GHz
Power Consumption [mW] 24 44
Table 3.2: Single-stage folded cascode operational amplifier with gain boosting performances.
3.2.4 Simulations
An exhaustive set of transistor-level simulations was performed and
some distinguishing results are here summarized; whereas not speci-
fied, the results shown are referred to the nominal conditions: 1.2V of
supply voltage at room temperature of 27◦C assuming the process to
be typical. The circuit was also simulated over the whole corner space
considering a 10% of tolerance over the supply voltage, a tempera-
ture range between 0 and 100◦C and all the available process models
(transistors, resistors and capacitors),
Operational Amplifier simulation results
As a first the frequency response of the operational amplifier de-
scribed in section 3.2 has been evaluated. In Fig.3.3 the Bode dia-
grams (module and phase) of the OPA open-loop transfert function
are depicted. A typical DC gain of 83dB is proved whereas the unity
gain bandwidth (UGB) results 1.73GHz with a phase margin equal to
60◦. The OPA performances have also been evaluated umbalancing
the differential pair in order to evaluate the output swing: forcing the
output differential voltage to be at the peak positive or negative volt-
age, the DC gain decrease up to 66dB and 57dB in the typical case
and in the worst case one resplectively.
The OPA noise performance have been simulated. In Fig.3.4 the
3.2. Flip-Around Track-and-Hold Amplifier 35
(a)
1 100 10000 1e+06 1e+08 1e+10
Frequency [Hz]
-20
0
20
40
60
80
M
od
ul
e 
[dB
]
(b)
1 100 10000 1e+06 1e+08 1e+10
Frequency [Hz]
-200
-150
-100
-50
0
50
Ph
as
e 
[de
g]
Figure 3.3: Operational amplifier Bode plots (open-loop gain): (a) module (b) phase.
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Figure 3.4: Operational amplifier output noise voltage (spectral density)
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Figure 3.5: Flip-Around Track-and-Hold transient behaviour.
noise output voltage spectral density in typical conditions at 27◦C is
shown. The equivalent RMS output noise voltage, obtained integrat-
ing the spectral density over a conservative bandwidth between 1Hz
and 10GHz, results 193µV; if the integration upper bound is reduced
to 3GHz the RMS output noise voltage results 86.1µV.
The operational power consumption is 24mW at 1.2V of supply
voltage. In Tab.3.2 the operational amplifier typical and worst case
performances are summarized.
Track-and-Hold simulation results
The transient behaviour of the sampling circuit was simulated with
an full-scale, full-Nyquist input sine wave; In Fig.3.5 the input signal
and the resulting sampled output are shown.
The linearity of the FATHA was evaluated by mean of transient
simulations. As a first the switches performances was investigated
in a dedicated test bench after which the whole track-and-hold was
considered. Such performance, expressed in terms of (THD), was eval-
uated by means of Discrete Fourier Transform (DFT) of the held sam-
ples, when the circuit is driven by a full-scale, full-Nyquist sine wave
(125MHz, 1 peak-to-peak volt). In Fig.3.6 the spectrum of sampled
signal, delivered to the conversion chain, is shown with reference to
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Figure 3.6: Flip-Around Track-and-Hold sampled output DFT result at full-Nyquist.
the typical case. The typical THD is lower than −92dB corresponding,
neglecting the SNR, to an ENOB higher than 15bits whereas in the
worst case the TDH increases up to −70dB (ENOB= 11.5bits). Further
linearity verifications were performed evaluating the sampled signal
spectra resulting from the two-tones test. In this case two half-scale
sine waves (0.5 peak-to-peak volt) were considered and the Spurious
Free Dynamic Range (SFDR) was evaluated. At full-Nyquist, consid-
ering two input tones at 122MHz and 124MHz, two intermodulation
products appear at 120MHz and 126MHz and the typical SFDR re-
sults 93dB; At half-Nyquist, considering two input tones at 59.6MHz
and 61.5MHz, the intermodulation products results at 57.6MHz and
63.5MHz and the typical SFDR is 92dB. In Fig.3.7 the spectra result-
ing from the two-tones test in typical conditions, at half and full-
Nyquist, are shown.
The noise performance was also investigated. The equivalent RMS
output noise voltage, obtained integrating the spectral density over a
conservative bandwidth between 1KHz and 10GHz, results 156µV
The overall power consumption results 24mW and 44mW in typi-
cal case and in worst case respectively; it is worth noticing that the
only one significant contribution is the operational amplifier one. In
Tab.3.3 the FATHA typical and worst case performances are collected.
38 Chapter 3. 250 MS/s Pipeline ADC Channel
(a)
0 25 50 75 100 125
Frequency [MHz]
-175
-150
-125
-100
-75
-50
-25
0
[dB
]
Foundamental Tones
Intermodulation Product
@ 59.6 MHz and 61.5 MHz
@ 57.6 MHz and 63.5 MHz
(b)
0 25 50 75 100 125
Frequency [MHz]
-175
-150
-125
-100
-75
-50
-25
0
[dB
]
Foundamental Tone
Intermodulation Product
@ 122 MHz and 124 MHz
@ 120 MHz and 126 MHz
Figure 3.7: Flip-Around Track-and-Hold sampled output DFT resulting from Two-Tones test:
(a) at half-Nyquist (b) at full-Ntquist.
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Figure 3.8: Flip-Around Track-and-Hold output noise voltage (spectral density)
.
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Parameter Typical Case Worst Case
THD [dB] −92 −70
SFDR [dB]
93/92 78/73
full-Nyquist/half-Nyquist
RMS Output Noise Voltage [µV]
156 172
1KHz - 10GHz
Power Consumption [mW] 24 44
Table 3.3: Flip-Around Track-and-Hold Amplifier performances.
3.3 Multiplying DAC
As briefly mentioned in the dissertation introduction the key ele-
ment in a pipeline stage is the block performing the residue cal-
culation, known as Multiplying Digital-to-Analog Converter (MDAC).
In a pipeline chain each stage performs a low-resolution conversion
(ADSC) and calculates the unconverted fraction of the analog sig-
nal; this fraction, the analog residue, properly amplifyed to exploit
the converter full-scale range, is then fed to the subsequent stage.
Since the residue calculation consist of an analog signals subtrac-
tion, switched-capacitors approach exploiting charge-sharing princy-
ples allows to include all these features in a single block, the MDAC.
In this section the 2.5bits MDAC chosen architecture is analyzed
and the most important simulation results are reported.
3.3.1 MDAC Architecture
Regardless of the architectural implementation the input-output trans-
characteristic of a 2.5bits pipeline stage results from the 3bit one by
removing one decision level; being VREF the positive full-scale volt-
age of the converter, the analog residue is obtained by subtracting
from the analog input a signed fraction of VREF according to ADSC
results; the 2.5bits stage gain is 2N−1 = 4 where N represents the
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Figure 3.9: Charge-sharing MDAC schematic.
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Decision Level Position
TH1 −
5
8
VREF
TH2 −
3
8
VREF
TH3 −
1
8
VREF
TH4 +
1
8
VREF
TH5 +
3
8
VREF
TH6 +
5
8
VREF
Table 3.4: Trans-characteristic decision levels positions.
Stage Analog Input
ADSC output
Binary Signed Representation (D1)
vi−1 < TH1 000 −3
TH1 < vi−1 < TH2 001 −2
TH2 < vi−1 < TH3 010 −1
TH3 < vi−1 < TH4 011 0
TH4 < vi−1 < TH5 100 +1
TH5 < vi−1 < TH6 101 +2
vi−1 > TH6 110 +3
Table 3.5: ADSC output representations.
nominal resolution of the analog-to-digital sub-converter (i.e. 3). In
Tab.3.4 the decision levels positions are collected whereas in Tab.3.5
the ADSC output coding is reported for purpose of clarity. Assuming
D1 to be the signed representation of the ADSC output, the amplified
residue can be described as follows:
vi = Givi−1 −D1VREF (3.4)
The 2.5bits stage MDAC schematic is depicted in Fig.3.9. The oper-
ations consist of a sampling phase and an amplification one as well
as for the track-and-hold; the flip-around circuit is driven by a 25%
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Stage Analog Input Vap Van Vbp Vbn Vcp Vcn
vi−1 < TH1 −
VREF
2
+
VREF
2
−VREF
2
+
VREF
2
−VREF
2
+
VREF
2
TH1 < vi−1 < TH2 0 0 −
VREF
2
+
VREF
2
−VREF
2
+
VREF
2
TH2 < vi−1 < TH3 0 0 0 0 −
VREF
2
+
VREF
2
TH3 < vi−1 < TH4 0 0 0 0 0 0
TH4 < vi−1 < TH5 0 0 0 0 +
VREF
2
−VREF
2
TH5 < vi−1 < TH6 0 0 +
VREF
2
−VREF
2
+
VREF
2
−VREF
2
vi−1 > TH6 +
VREF
2
−VREF
2
+
VREF
2
−VREF
2
+
VREF
2
−VREF
2
Table 3.6: ADSC output representations.
duty cycle whereas the MDAC requires a 50% clock. During the ac-
quisition phase φ1 all the capacitors are connected to the input signal
by means of BSW1p,2p,3p,4p and BSW1n,2n,3n,4n while the capacitors bot-
tom plate is connected to the input common mode voltage VCMIN ;
in the meanwhile TXG5,6 short the operational amplifier outputs ter-
minals to the output common mode voltage VCMOUT and the OPA is
turned in idle mode; the tracking phase ends with the TXG1,2 turning
off performing the bottom plate sampling as in the flip-around cir-
cuit (φBS). After a short dead-time, the amplifying phase φ2 starts and
the feedback capacitors CF top plate are connected to the operational
amplifier output through the switches TXG3,4; in order to perform
the analog subtraction, the capacitors Cap, Cbp, Ccp, as well as, Can,
Cbn, Ccn, are connected, according to the ADSC output, to −VREF , 0
or +VREF (Tab.3.6). The charge-redistribution process occurs and at
the end of φ2, neglecting the possible incomplete settling, the output
voltage described by (3.4) results.
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3.3.2 Capacitors size, CMOS Switches
and Operational Amplifier
The linearity demanded to the MDAC circuit calls for linear capac-
itor as Metal-Insulator-Metal topology (MIM). The minimum capaci-
tors size, obtained by means of the accurated model in [21], is 200 fF
for the first stage, 190 fF for the second and 70 fF for the remaining
stages; in order to avoid matching issues all the stages are designed
considering 260 fF elements.
The switches concerns are substantially the same presented for
the flip-around track-and-hold (see section 2). The imput switches
have been implemented using the rail-to-rail architecture with some
modifications in order to lower the kick-back noise and the loading ef-
fect due to the boosting capacitor. Complementary transmission gates
have been adopted for the remaining switches.
The MDAC OPA drives a comparable loading capacitance (≈ 4 ×
260 fF) with similar constrains therefore the operational amplifier de-
signed for the flip-around track-and-hold has been exploited. The op-
erational amplifier has been equipped to provide a low-performance,
low-power mode by reducing the bias currents; since the required
MDAC performances scale down among the chain, the operational
amplifier can be used for all the chain stages without waste of power.
3.3.3 Simulations
MDAC simulation results
The MDAC performances have been evaluated by means of transient
analysis feeding the circuits with different input signals: as well as in
the sample-and-hold circuits the quality of the amplificated residue
provided to the following stage depends on the settling transient dur-
ing the amplification phase. In the pipeline chain the MDAC input is
driven by a sampled and then constant signal therefore time vary-
ing input signal are not reported here. The most severe condition
occurs when two subsequent samples exhibit the maximum excur-
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Figure 3.10: MDAC transient behaviour.
sion as possible; Fig.3.10 shows the input and the output voltages
when the circuit is fed with a DC signal abruptly swinging from neg-
ative full-scale, i.e. −500mV to the positive full-scale, i.e. +500mV.
In Fig.3.11 the MDAC trans-caracteristic is depicted; since the curve
results from a transient behaviour with a slow input ramp from the
negative full-scale to the positive one, it is suitable to evaluate the
linearity performances of the operational amplifier. This result is also
useful to calculate, by interpolation, the MDAC model parameters, in
example the actual stage gain and the third-order coefficient, used in
the calibration methods investigation reported in chapter 4.
3.4 Coarse ADC
Each pipeline stage performs a coarse analog-to-digital conversion by
means of an analog-to-digital sub-converter, typically implemented
with a flash architecture. Since the 2.5bits stage exploits the RSD
correction technique, a 3bits flash converter with six decision levels
and as many latching comparators has been investigated.
The sub-converter here presented is also suitable to implemente
the back-end stage; the additional bit (recalling the pipeline config-
uration chosen 333332) can be simply removed from the output data
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Figure 3.11: Actual MDAC trans-characteristic.
by truncating or used to improve the backgroud calibration technique
described in chapter 4.
The encoding logic, the references generator and the multiplexing
network driving the MDAC are, at the moment, in a preliminary ver-
sions and none significant results are available therefore, this section
is focused on the latching comparator.
3.4.1 Comparator
The key features demanded to the latching comparator to be employed
in the flash sub-converter is a very short conversion time and low
kick-back noise: the former is mandatory to provide as fast as possi-
ble the voltage references to the MDAC circuit at the amplifying phase
start; the latter is important in order to avoid the disturbances bounc-
ing back toward the analog input to be stored by the MDAC sampling
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Figure 3.12: Analog-to-digital sub-converter latching comparator.
capacitors, degrading the residue generation. Typically, input referred
offset and non-linearity are negligible thanks to the RSD correction.
The requirements above can be obtained by means of the latching
comparator circuit depicted in Fig.3.12. Fast response results from
the positive feedback occuring at the latching instant. The circuit op-
eration can be described as follows. During the MDAC sampling phase
φ1 the control signal CK is low and the comparator is turned off; M11
and M12 pull up to the supply voltage the output nodes and M5 and
M6 isolate the input transistors M1, M2, M3 and M4. At the end of the
sampling phase the input differential voltage vinp − vinn must be com-
pared to the threshold vTHP − vTHM ; at the CK rising edge (phi2) the
input devices are connected to the positive feedback loop composed
of M7, M8, M10 and M11 and the output nodes switch according to the
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following consideration:
(vinp − vinn) > (vTHP − vTHN ) ⇒ voutp = Vdd and voutn = 0 (3.5)
The output decisions levels, during the sampling phase φ1 are frozen
by means of two digital latches not shown in figure.
In order to limit the kick-back noise, the capacitive coupling of the
kick-back pulse at the CK rising edge must be attenuated by means
of thick-oxide transistors as input devices (M1, M2, M3 and M4). If
the resulting attenuation is not enough or thick-oxide mosfets are
not available, significant improvements result from a proper timing
choice: the latching instant must be anticipate with respect to the
MDAC bottom sampling in order to let the kick-back disturbance fade
away.
3.4.2 Simulations
Comparator simulation results
Transient simulations were performed to evaluate the speed perfor-
mances of the single latching comparator. The propagation delay is
calculated as difference between the output transition instant ( at
50% of supply voltage) and the latching clock CK transition instant,
when the differential input exhibits a small umbalancement δin, with
respect to the threshold voltage vTHP − vTHM . Since each comparator
in the flash ladder works on a different input common mode voltage,
the simulation abobe have been performed in correspondence to all
the possible threshold. The propagation delay, resulting from a δin of
100pV is lower than 300ps. Transient simulations have been used also
to prove the kick-back noise tolerance.
The Bit Error Rate (BER) of a comparator to be used in an analog-
to-digital converter is a matter of great importance: BER was evalu-
ated by means of the method illustrated in [10] and [25]: the BER
results lower than 10−10 over the whole corner space.
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Since the proposed comparator does not sink current from the
supply rail in static condition, the only one dissipation occurs at
latching transient. Low power consumption results from simulation:
the worst case power consumption does not exceed 127µW leading to
an estimated flash overall budget lower than 1mW.
3.5 Final Considerations
The schematic-level simulation results allow to draw some design
considerations. With regard to the FATHA as conversion channel front-
end, performances suitable for 12bits operation are proved. None sig-
nificant issue appear, however, lower noise levels could be usefull es-
pecially to provide margin for the following stages.
The MDAC performances must be improved: as shown in Fig.??
the steps response exhibits long slew-rate phase penalizing the residue
settling. Evaluating the trans-characteristic in Fig.3.11 strong non-
linearity is visible especially at fill-scale input amplitude.
Based on the highlighted deficiencies, two possible approaches can
be considered: improve the weakness above at cost of higher power
consumption or calibrate the stages errors. It is worth noticing that
proving the calibration algorithm efficiency, the stages performance
could be futhermore degraded, in order to lower the power consump-
tion, exploiting the calibration contribution.
Chapter 4
A/D Converters
Calibration Techniques:
Gain Error, Non-Linearity
and Capacitors Mismatch
The A/D converters’ performance limitations arising from technology
scaling, especially in the front-end converters, call for innovative cal-
ibration techniques. Unlike analog circuitry, digital computation ca-
pability takes benefit from the usage of deep-submicron CMOS pro-
cesses, hence in the last few years the research effort has been fo-
cused on the study of digital correction algorithm.
With reference to the pipeline architecture shown in chapter 3, as
extensively discussed, the key building block is the residue amplifier.
The ADC overall resolution requirements and then the performances
in terms of speed, noise and linearity demanded to each conversion
stage lead to a lower bound of power consumption that represent the
true bottleneck in most common applications [27], [28]. In the nineties
the design effort has been oriented to the optimization of the analog
system elements: for example stage scaling was considered in [29],
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[30], [31], [32], optimum stage resolution in [33], [34], operational am-
plifier sharing in [35], [36], etc.
The limited voltage headroom resulting from the use of
deep-submicron technologies closed the door to further improvements
at analog design level, hence the most reasonable choice, is taking
note of the analog block limits and develop digital techniques to esti-
mate and correct all the non-idealities in the residue amplifier.
In this chapter two different calibration techniques are consid-
ered: the first one [37] allows background calibration of gain and
non-linearity; an exhaustive set of behavioural simulations were per-
formed in order to discover the limits and the pertinence with the
designed pipeline stage, illustrated in chapter 3. Since the major lim-
itation in the proposed method results from the assumption of neg-
ligible capacitors’ mismatch, a second background technique, aiming
at capacitors’ mismatch estimation [38], was considered . Finally the
possibility of integration of the two techniques is discussed.
4.1 Gain and Non-Linearity Background
Calibration
4.1.1 Algorithm Description
Actual Gain Estimation
Recalling the notation adopted in chapter 3, an L-stages pipeline ADC
can be represented as in Fig.4.1(a) whereas Fig.4.1(b) describes in
detail the first stage. The latter is composed of the following blocks:
an input sample-and-hold circuit with gain G0, typically equal to one;
an analog-to-digital sub-converter (ADSC) producing a N1 bits digital
word D1, where N1 represents the resolution of the stage; a digital-to-
analog sub-converter (DASC); a subtractor node and a residue am-
plifier which produce the residue r1 and the amplified residue v1,
respectively. All the following (L-1)stages form the Back-End analog-
to-digital converter (BEADC) providing the digital word DBE. The in-
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(a)
STAGE−1STAGE−0 STAGE−2 STAGE−i STAGE−L
BACK−END ADC
eplacements
vin v0 v1 vi−1 vi
D1 D2 Di DL
(b)
CORRECTION LOGIC
DASCADSC
BEADC
vin v0 v1
D1
D1Vref
DBE
D
r1
G0 G1
Figure 4.1: Pipeline ADC Architecture: (a) L-stage pipeline chain;(b) first two stages details
formation D1 provided by the first stage must be combined with the
back-end conversion result DBE in order to obtain the correct output
word:
D = D1 +
1
G1
DBE (4.1)
Assuming the ADSC non-idealities to be corrected by means of Code
Redundancy Techniques [29],[39], in order to prevent over-range, the
main remaining sources of error are found in inter-stage amplifica-
tion and in digital-to-analog sub-conversion. In the present design
the digital-to-analog sub-conversion is based on switched-capacitors
techniques, hence the main source of DASC linearity error is capaci-
tors’ mismatch. For this reason the required overall resolution can be
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BEADC
Vin V0 V1
D1
DBER1
G0 G1
Figure 4.2: Pipeline ADC stage: normalized representation
obtained adopting mismatch correction algorithm as shown in para-
graph 4.2. If equation (4.1) were applied in a real world case, assum-
ing for G1 the nominal value, a wrong output code would be obtained,
even if DASC non-linearities can be neglected. On the contrary, by es-
timating the actual gain and replacing G1 with the obtained estimate
Gˆ1, (4.1) returns the correct output code:
D = D1 +
1
Gˆ1
DBE (4.2)
Vref being the positive full-scale voltage of the overall ADC, a nor-
malized notation can be introduced as follows and the first pipeline
stage can be represented as in Fig.4.2:
Vin =
vin
Vref
(4.3)
V0 =
v0
Vref
(4.4)
R1 =
r1
Vref
(4.5)
V1 =
v1
Vref
(4.6)
Assuming the back-end conversion to be ideal and neglecting the
quantization error V1 can be approximated as
V1 ≈ DBE (4.7)
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and substituting in equation (4.1) it results
G0Vin = V0 = D1 +
1
G1
V1 (4.8)
and then
DBE ≈ V1 = G1 (V0 −D1) (4.9)
Sobstituting (4.9) in (4.2)
D = D1 +
G1
Gˆ1
(V0 −D1) (4.10)
Defining
m1 =
1
G1
(4.11)
mˆ1 =
1
Gˆ1
(4.12)
εm =
mˆ1 −m1
m1
(4.13)
equation (4.10) becomes
D = D1 + mˆ1G1 (V0 −D1) =
= D1 + (1 + εm) (V0 −D1) =
= V0 (1 + εm)−D1εm (4.14)
where εm represents the relative error in the gain estimation (mˆ1 =
1/Gˆ1). If for a fixed input sample V0 a well-known alteration in D1 is
introduced, a variation in the output code D results and this variation
is proportional to the relative estimation error εm. The above alteration
can be obtained by shifting the ADSC thresholds in order to produce
two possible D1 results, according to a random variable S ∈ {−1,+1}.
D+1 and D
−
1 being the two possible DASC outputs, by defining
D1 =
1
2
(
D+1 +D
−
1
)
(4.15)
∆D1 =
1
2
|D+1 −D
−
1 | (4.16)
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the DASC output can be written as
D1 = D1 + S∆D1 (4.17)
Therefore
D = V0 (1 + εm)−D1εm − S∆D1εm (4.18)
It is worth to notice that by adopting the Code Redundancy Correc-
tion, if LSB is the stage Least-Significant-Bit, a LSB/2 shift of the
decision levels of the flash ADSC, due for example to comparators’
offsets, can be tolerated. Therefore, the on purpose shift of the deci-
sion levels described above does not affect the converter operation.
In order to preserve the Code Redundancy benefit, ∆D1 must be kept
small. Assuming the Redundancy margin to be equally shared among
positive and negative offset, ±LSB/4 of ADSC levels deviation is ac-
ceptable; considering D1 equal to the nominal DASC output (with-
out on purpose shifting) and assuming ∆D1 to be LSB/8 a Code Re-
dundancy margin equal to ±LSB/8 still remains. Fig.4.3 shows the
residue curve resulting for a 2.5bit stage, assuming the conditions
described above.
Since S is a zero-mean random sequence uncorrelated with the
input signal, S∆D1 can be considered as a calibration signal. There-
fore, by correlating the conversion result D with the sequence S itself,
an estimation of the gain error εm is obtained. Consider the signal x
defined as
x = D −D1 (4.19)
Replacing D with the result (4.18)
x = D −D1 =
= V0 (1 + εm)−D1εm − S∆D1εm −D1 =
= (1 + εm)
(
V0 −D1
)
− S∆D1εm (4.20)
The signal x is composed of an input dependent term,
I (V0) = (1 + εm)
(
V0 −D1
)
(4.21)
(4.22)
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Figure 4.3: 2.5bit, gain of 4 Pipeline ADC stage residue plot, with calibration signal added.
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and a quantity related to the calibration signal and to the relative gain
error, both uncorrelated with the random sequence S:
ε = −∆D1εm (4.23)
hence
x = I (V0) + Sε (4.24)
Multiplying (4.24) by the random sequence S, reminding that S = ±1
and therefore S2 = 1,
Sx = SI (V0) + ε (4.25)
Since S is a pseudo-random sequence with zero mean and uncorre-
lated with the input signal Vin and therefore with V0, the mean value
of Sx is proportional to the gain estimation error:
E{Sx} = E{SI (V0)}+ E{ε} =
= E{S}E{I (V0)}+ E{ε} = E{ε} (4.26)
and then
E{Sx} = E{ε} = ε = −∆D1εm = −
∆D1
m1
(mˆ1 −m1) (4.27)
In other terms, each sample of Sx represent a noisy estimate of the
gain error and can be used to calculate mˆ1 by means of a weighted
average:
mˆ1[k] = mˆ1[k − 1] + µmS[k − 1]x[k − 1] (4.28)
In (4.28) µm stands for the weighting coefficient in the updating se-
quence: on one hand a high value of µm leads to faster initial con-
vergence and higher tracking speed; on the other hand a high value
results in a higher steady-state error.
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Non-Linearity Correction
The analysis presented in the previous section results in an esti-
mation of the actual interstage gain to be used in equation (4.1) to
compose the output word. Especially in low-voltage designs, where a
full-scale signal, not far from the supply rails, must be converted, all
the non-linear effects in the interstage amplification become relevant.
Since the residue amplifier gain becomes dependent on the input sig-
nal level, the algorithm discussed in the previous section must be
modified in order to account for the introduced distortion. Moreover,
low-power constraints lead to significant limitations in terms of op-
erational amplifier’s bandwidth and current driving capability, hence
non-linearities related to slew-rate combined to incomplete settling
appear.
Fully differential operation removes all the even-order non-linear
terms, provided that mismatch effects can be neglected. Consider-
ing the stage architecture described in chapter 3, a third-order non-
linearity model should therefore ensure adequate accuracy. Fig.4.4
shows a qualitative and exaggerated representation of the impact of a
third-order non-linearity on the stage I/O characteristic. As it is rea-
sonable to expect, distortion increases with the signal amplitude and
this results in a bending at the upper and lower ends of the residue
curve segments.
The non-linearities described above can be represented adopting
the model in Fig.4.5; as a consequence equations (4.7) and (4.8) must
be modified as follows
G0Vin = V0 = D1 +
1
G1
(
V1 + b1V
3
1
)
(4.29)
where b1 represents the cubic term coefficient. Being bˆ1 an estimate of
b1, the conversion result can be written as
D = D1 + mˆ1
(
DBE + bˆ1D
3
BE
)
(4.30)
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Figure 4.4: Example of third-order non-linearity in the residue curve.
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3
Figure 4.5: Pipeline ADC stage with third-order non-linearity model: normalized representation
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Assuming one more time the back-end to be ideal (DBE ≈ V1) equation
(4.9) becomes
DBE ≈ V1 = G1 (V0 −D1)− b1D
3
BE (4.31)
and then
D = V0 (1 + εm)−D1εm + mˆ1
(
bˆ1 − b1
)
D3BE (4.32)
Since the third-order coefficient b1 is small (hypothesis proved by sim-
ulating the designed pipeline stage presented in chapter 3 the third
power of DBE in 4.32 can be calculated by means of (4.33):
D3BE =
[
G1 (V0 −D1)− b1D
3
BE
]3
≈ G31 (V0 −D1)
3 (4.33)
By substituting (4.33) in (4.32)
D = V0 (1 + εm)−D1εm + mˆ1G
3
1
(
bˆ1 − b1
)
(V0 −D1)
3 (4.34)
Adding the calibration signal as shown in (4.17) and defining
P =
(
V0 −D1
)
(4.35)
it turns out that
(V0 −D1)
3 = P 3 + 3 (∆D1)
2 P − S∆D1
[
3P 3 + (∆D1)
2
]
(4.36)
obtained reminding that S ∈ {−1,+1} and S2 = 1 and S3 = S. in
Leaving, as in the previous section,
x = D −D1 (4.37)
results in
x = I (V0) + Sε (V0) (4.38)
where
I (V0) = P (1 + εm) + P
3εb + 3P (∆D1)
2 εb (4.39)
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and
ε (V0) = −∆D1εm − (∆D1)
3 εb − 3∆D1P
2εb (4.40)
are both uncorrelated with S, and where
εm =
mˆ1 −m1
m1
(4.41)
and
εb = G
3
1mˆ1
(
bˆ1 − b1
)
(4.42)
It is important to note that both the terms I and ε now depend on the
input signal through V0; εb, similarly to εm for the gain, is proportional
to the estimation error (bˆ1 − b1) of the non-linearity coefficient. Since
the term containing εb in (4.40) is correlated to P
2, εb itself can be
estimated by calculating the covariance of Sx and P 2 as follows 1:
K(Sx)P 2 = E{(Sx)P
2} − E{Sx}E{P 2} =
= E{ε (V0)P
2} − E{ε (V0)}E{P
2} (4.43)
Since the above expression of K depends on E{P 2} and therefore on
the unknown input signal V0, it cannot be directly used in order to
estimate εb. However, by approximating the input signal V0 with the
conversion result D, x = D −D1 can be used instead of P = V0 −D1.
Thus εb can then be estimated by calculating the covariance of Sx and
x2, K(Sx)x2 as follows:
K(Sx)x2 = E{(Sx)x
2} − E{Sx}E{x2} (4.44)
Since S has zero mean, neglecting all the high order terms in εb and
εm,
E{(Sx)x2} = E{ε3 (V0)}+ 3E{ε (V0) I
2 (V0)} ≈ 3E{ε (V0)P
2} (4.45)
1The covariance of A and B is defined as KAB = E{AB} − E{A}E{B}
4.1. Gain and Non-Linearity Background
Calibration 61
and
E{Sx}E{x2} = E{ε (V0)}E{ε
2 (V0) + I
2 (V0)} ≈ E{ε (V0)}E{P
2} (4.46)
hence
K(Sx)x2 ≈ 3E{ε (V0)− E{ε (V0)}E{P
2} (4.47)
Comparing the equation (4.43) and the result (4.47) a factor 3 appears
in the latter; therefore a modified version B of K(Sx)P 2
B = E{(Sx) x2} − 3E{Sx}E{x2} (4.48)
must be used to obtain an estimate of εb, since it may be verified by
substitution of (4.45) and (4.46) into (4.48) that
B ≈ 3E{ε (V0)P
2} − 2E{ε (V0)}E{P
2} = −9εb∆D1KP 2P 2 (4.49)
B, therefore, is proportional to εb and thus, through (4.42), to the error
(bˆ1 − b1) affecting the estimate of coefficient b1. Note that the compu-
tation of B requires the knowledge of S and x only, from which noisy
estimates of the average values of Sx3, Sx and x2 can be obtained as
arithmetical means over a large number Navg of samples as follows
Eˆ [w] =
1
Navg
Navg∑
k=1
w [k] . (4.50)
Therefore an estimate Bˆ of B is provided by
Bˆ = Eˆ{(Sx) x2} − 3Eˆ{Sx}Eˆ{x2} (4.51)
By adopting the same update algorithm described for mˆ1, the non-
linearity coefficient estimate bˆ1 can be updated every Navg samples
according to
bˆ1[k] = bˆ1[k − 1] + µbBˆ[k − 1]. (4.52)
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Figure 4.6: Single-ended switched capacitor 2.5 , gain of 4 MDAC
Similarly to µm, the µb value determines the trade-off (tracking speed)
versus (steady-state error). Moreover, convergence and tracking speed
depend on the activity of the input signal: the higher the amplitude
difference between subsequent samples, the higher the variation in P
and therefore in x, bringing a wealth of information about amplifier
non-linearity; in the limiting case of DC input, no information about
non linearity is brought by the new arriving samples, hence no con-
vergence is observed.
4.1.2 Matlab R© Gain and Non-Linearity Calibration Model
A Matlab R© model of the described calibration algorithm was imple-
mented and simulated in order to assess the operation limits.
According to the design proposed in chapter 3 and the single-
ended representation in Fig.4.6 [26] and [21], the pipeline stage model
implements the following transfer function:
vout =
(
1− e
−2piTS
fT
Gi
)[
vin
CMDAC
Cf +
Cp+CMDAC
A
− Vref
CSEL
Cf +
Cp+CMDAC
A
]
(4.53)
where, assuming a 2.5bit, gain of 4 stage,
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ADSC digital output a b c CSEL
110 +1 +1 +1 Ca + Cb + Cc
101 +1 +1 0 Ca + Cb
100 +1 0 0 Ca
011 0 0 0 0
010 -1 0 0 −Ca
001 -1 -1 0 −Ca − Cb
000 -1 -1 -1 −Ca − Cb − Cc
Table 4.1: ADSC output coding.
TS : is the sampling period of the pipeline chain.
fT : is the UGB of the operational amplifier.
Gi : is the ideal stage gain.
CMDAC : is the total MDAC capacitance; since Ca, Cb and Cc are the
input reference capacitances and Cf is the feedback capacitance
of the charge sharing architecture,
CMDAC = Ca +Cb + Cc + Cf (4.54)
A : is the operational amplifier DC gain.
Cp : is the operational amplifier parasitic input capacitance.
CSEL : is the MDAC capacitance connected to ±Vref according to the
ADSC output defined as follows:
CSEL = aCa + bCb + cCc (4.55)
For the sake of simplicity the ADSC result D1 is also represented
according to Tab.4.1, by means of three integer a, b and c.
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Figure 4.7: Schematic representation of the third-order non-linearity model
The equation (4.53), normalized to Vref can be written as
Vout =
(
1− e
−2piTS
fT
Gi
)
1
1 +
Cp+CMDAC
ACf
CMDAC
Cf
(
Vin −
CSEL
CMDAC
)
=
= (1− εS)
(
1
1 + εA
)
CMDAC
Cf
(
Vin −
CSEL
CMDAC
)
(4.56)
The above expression of the amplified residue Vout was derived con-
sidering linear operation of the operational amplifier; in order to in-
clude in the model the third-order non-linearity arising from the out-
put swing and slew-rate limitations described in the previous section,
the residue Vout must be elaborated according to Fig.4.7:
Vout−nl = Vout − b1V
3
out−nl (4.57)
The non-linear residue is calculated as radix of the cubic equation
b1V
3
out−nl + Vout−nl − Vout = 0 (4.58)
A realistic value of b1 has been obtained by interpolating the residue
curve of the designed MDAC illustrated in chapter 3 (see. simulation
results in chapter 4.1.3). The worst-case stage parameters, derived
from the above mentioned design, are summarized in Tab.4.2.
In Fig.4.8 a block diagram describing the stage calibration model
is shown. The pipeline stage provides the output code D1 and the am-
plified non-linear residue Vout−nl and both are used to perform the
gain and non-linearity coefficient estimation as illustrated in the al-
gorithm description. Vout−nl is then fed to an ideal back-end converter
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Parameter Worst-Case Value
Operational Amplifier DC Gain (A) 70dB
Operational Amplifier UGB (fT ) 1.2GHz
Operational Amplifier Parasitic Input Capacitance (Cp) 20 fF
Gain Coefficient (m1) 0.2562
Third-Order Non-Linearity Coefficient (b1) 0.07
Actual Stage Gain (see eq.(4.56)) 3.9028
Table 4.2: Model parameters derived from the stage design in chapter 3 (assuming a clock
frequency of 250MHz).
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NON−LINEARITY
BACK−END
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DASCADSC
PIPELINE STAGE
and
ESTIMATION
O
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Vin Vout−nl
D1
DBE
D
m1 b1
µm µb
S
Figure 4.8: Pipeline stage and Calibration section block diagram.
that returns DBE . Once the gain estimate mˆ1 and the non-linearity
coefficient estimate bˆ1 are calculated, DBE and D1 are composed ac-
cording equation (4.30) in order to provide the calibrated output code
D. This latter is also fed back to the calibration logic.
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The number representation must be taken into account. All the
analogue operations were represented using double precision; the es-
timation of coefficients (mˆ1 and bˆ1) was performed assuming a 32bit
fixed point representation; however, correct operation was demon-
strated also with lower word lengths. Different back-end configura-
tions were evaluated: slight benefits can be obtained by increasing
the number of bits in the back-end conversion; in any case, in order
to evaluate the overall performance, the output data is truncated as-
suming the nominal resolution to be 12bit.
As mentioned in the previous sections, the tracking speed depends
on the constants µm and µb. The conflict between convergence time
and steady-state error was mitigated by switching the µ values: in or-
der to speed up the initial approach to the correct value, an higher µ
is used during the conversion of the first million of samples; during
the following conversions µ is switched to a lower value, allowing a
better precision in the estimates.
4.1.3 Simulations
The operation of the pipeline stage was first simulated without apply-
ing any calibration technique. Assuming the non-calibrated stage to
be characterized by the parameters in Tab.4.2 and assuming a full
swing input sine wave at 62.25MHz , a SNDR2 of 41.86dB is obtained
from the simulation, to be compared the the ideal converter SNR of
73.47dB. The ADC performance in the absence of calibration is signif-
icantly far from the target resolution hence, as expected, calibration
is mandatory for proper 12bit operation.
At first the gain only calibration technique was investigated. As-
suming the stage to be affected from gain error only (gain of 3.9028 and
2The SNDR includes both THD and SNR; THD was calculated considering the
overall power of the harmonics, whereas SNR results from the integration of the
noise power in the resulting spectrum. Since no physical noise model was included,
SNR takes into account numerical noise and quantization noise only. Signals’ spectra
were derived by means of FFTs on 1024 samples.
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b = 0.000001) the convergence of the gain estimate mˆ has been proved;
the final value is achieved in about 106 samples3. Fig.4.9(a) shows the
transient evolution of mˆ whereas Fig.4.9(b) reports the transient evo-
lution of the SNDR during the calibration cycles. In order to estimate
the calibration benefits the output spectra were evaluated after a con-
servative number of samples: after 5000 slots of 1024 samples each, the
calibrated SNDR becomes 72.50 dB, to be compared with 73.49dB for
the ideal stage and 50.27dB for the non-calibrated one. Where not
specified, the FFTs and then the THD, SNR and SNDR were calcu-
lated on the last 1024 points after 5 · 106 conversion cycles.
Neglecting the third-order non-linearity (b = 0.000001) a ±LSB/8
ADSC thresholds shift is tolerated thank to the code redundancy, de-
spite the calibration signal. With nominal ADSC thresholds the effect
of capacitor mismatch was also investigated. Assuming the capacitors
are described by
Ci = Cnom + α∆Ci with i = a, b, c, f (4.59)
and assuming the example configuration
∆Ca = 0.246fF (0.1% of Cnom) (4.60)
∆Cb = 0.116fF (0.05% of Cnom) (4.61)
∆Cc = −0.209fF (−0.08% of Cnom) (4.62)
∆Cf = 0.124fF (0.05% of Cnom) (4.63)
(4.64)
the detrimental effects on the overall performances are summarized in
Tab.4.3: a mismatch of a few percents is sufficient to nullify the ben-
efit of the gain calibration technique. Assuming the MDAC capacitors
to be matched and equal to the nominal value, gain-only calibration
is not enough to provide the required resolution. Assuming the gain
3Since the first stage only is calibrated, in the adopted notation the subscripts
were removed, therefore mˆ indicates the estimate of the gain coefficient m and bˆ
indicates the estimate of the third-order non-linearity coefficient.
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Figure 4.9: Calibration transient behaviour: (a) estimated gain coefficient mˆ
(b) calibrated SNDR.
value reported in Tab.4.2, simulations for different values of b demon-
strate that significant distortion limitations arise even for small values
of third-order coefficient; as shown in Fig.4.10 the calibrated SNDR
drops to 63dB for b = 0.01.
The combination of gain error and non-linearity calibration al-
lows to recover to the required resolution. Assuming the stage gain
to be once more 3.9028 with a third-order non-linearity coefficient of
0.1, after 5000 slots of 1024 points each the calibrated SNDR becomes
71.42dB with respect to 73.49dB for the ideal stage and 50.27dB for
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α SNDR/ENOB (dB/bit)
0 72.50/11.75
1 71.13/11.52
2 69.66/11.28
4 66.39/10.73
6 63.58/10.26
Table 4.3: Gain only calibration: capacitors mismatch effect on the overall SNDR.
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Figure 4.10: SNDR versus third-order non-linearity coefficient with stage gain of 3.9028 (SNDR
measured after 5000 1024 points slots.
the not calibrated one. Fig.4.11(a), 4.11(b) and 4.11(c) represent the
FFT results of the ideal converter output, the non-calibrated converter
output and the calibrated one, respectively. Transient convergence of
gain coefficient mˆ and non-linearity term bˆ are shown in Fig.4.12(a)
and 4.12(b) respectively whereas Fig.4.12(c) depicts the SNDR in-
crease, proving the validity of the algorithm. In this case the time-
constants in the coefficients estimations are switched as illustrated
in section 4.1: for the gain coefficient estimation the mobile averag-
ing weight µm is fixed to 2
−14 during the first 221 ≈ 2 · 106 conversion
cycles and it is switched to 2−18 during the remaining time and then
during normal operation of the background calibration. Similarly for
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Figure 4.11: FFT results: (a) ideal conversion output; (b) not calibrated output and
(c) calibrated output.
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Figure 4.12: Calibration transient behaviour: (a) estimated gain coefficient mˆ; (b) estimated
third-order non-linearity coefficient bˆ and (c) calibrated SNDR.
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the non-linearity estimation µb is switched from 2
5 to 2 after the same
initial transient. The effect of the time-constant switching is clearly
visible in the transient curves in Fig.4.12: the higher value of µ corre-
sponds to the initial portion of the curve, noisy and with higher slope,
whereas the lower µ corresponds to the less variable and almost hor-
izontal part.
The code redundancy correction capability has been tested by shift-
ing the ADSC thresholds as mentioned before. With no gain error and
without third-order non-linearity, despite the background calibration
signal, the code redundancy allows to tolerate a ±LSB/8 shift; in the
presence of gain error and third-order distortion a slight reduction in
the tolerable thresholds shifts appears.
The effectiveness of the calibration algorithm has been proved for
different value of gain and different non-linearity coefficient. Assum-
ing the third-order non-linearity to be negligible (b = 0.000001) the
SNDR results for a stage gain between 3.8 and 4.2 are shown in
Fig.4.13(a); since over-range occurs, the calibration benefits vanish
if the stage gain exceeds 4.02. Assuming the stage gain to be 3.9028,
the SNDR versus the third-order coefficient b (between 0.000001 and
0.1) is shown in Fig.4.13(b) and in this case no limitation is observed.
In order to evaluate the required operational amplifier specifica-
tions the calibrated SNDR has been calculated for different values of
DC gain and for different values of UGB. Assuming b to be 0.1, the
calibration algorithm works properly, ensuring the required SNDR,
for DC gain as low as 30dB; concerning unity gain bandwidth, the
SNDR begins to decrease once the UGB drops below 600MHz.
As shown for the gain calibration only, the MDAC capacitors mis-
match has detrimental effect on the correction results; assuming the
pipeline stage to be as in Tab.4.2 the capacitors mismatch indicated
in (4.60) with α = 6, leads to a SNDR drop of about 10dB; the SNDR
comparison is depicted in Fig.4.14. The overall performances further
degrade relaxing the operational amplifier specifications: for example
an operation amplifier DC gain of 40dB corresponds to a SNDR lower
than 60dB. Montecarlo simulations confirm the capacitors mismatch
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Figure 4.13: Calibration limits: (a) SNDR versus stage gain; (b) SNDR versus b.
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Figure 4.14: MDAC capacitors mismatch effect: SNDR comparison with and without mismatch.
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Parameter Mean Value Standard Deviation
Third-Order Coefficient (b) 0.0501 0.0167
ADSC Thresholds Offset 0 0.25LSB/3
MDAC Capacitors Mismatch 0 1% of Cnom = 260 fF
Table 4.4: Statistical extraction parameters for SNDR Montecarlo analysis.
issues: assuming the operational amplifier characteristics to be con-
stants, 100 run with statistical extraction of non-linearity coefficient,
ADSC thresholds offset have been performed with and without capac-
itors mismatch; in Tab.4.4 the parameters extraction statistics are
summarized assuming a normal distribution. The histograms result-
ing with and without capacitors mismatch are shown in Fig.4.15(a)
and 4.15(b) respectively.
4.2 Capacitor Mismatch Foreground Calibration
4.2.1 Algorithm Description
The results illustrated in the previous paragraph prove the benefits of
gain error and non-linearity calibration, however, serious limitations
in terms of MDAC capacitors mismatch were observed. Therefore ca-
pacitor mismatch must be taken into account and an additional cor-
rection technique is mandatory.
With reference to the MDAC stage model illustrated in Fig.4.6, re-
calling the equation (4.56), the amplified residue normalized to Vref
is
Vout = (1− εS)
(
1
1 + εA
)
CMDAC
Cf
(
Vin −
CSEL
CMDAC
)
(4.65)
where the input-independent term
Actual Gain = Gactual = (1− εS)
(
1
1 + εA
)
CMDAC
Cf
(4.66)
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Figure 4.15: MDAC capacitors mismatch effect, Montecarlo analysis results: (a) with mismatch
and (b) without mismatch.
represents the actual gain of the stage. Assuming C = CMDAC/Gi to
be the average value of the MDAC capacitors; εa, εb, εc and εf being
the relative weighting error, each capacitive element can be indicated
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as follows:
Ca =
CMDAC
Gi
(1 + εa) = C (1 + εa) (4.67)
Cb =
CMDAC
Gi
(1 + εb) = C (1 + εb) (4.68)
Cc =
CMDAC
Gi
(1 + εc) = C (1 + εc) (4.69)
Cf =
CMDAC
Gi
(1 + εf ) = C (1 + εf ) (4.70)
Adopting this representation it turns out that
εa + εb + εc + εf = 0 (4.71)
The capacitors mismatch affects both the stage gain and the linearity;
using equations (4.67)
CSEL
CMDAC
=
aCa + bCb + cCc
Ca +Cb + Cc + Cf
=
=
(a+ b+ c)
Gi
+
(aεa + bεb + cεc)
Gi
(4.72)
The first term represents the ideal input-dependent quantity to be
subtracted from the input signal in order to calculate the stage
residue; the second one is the undesired additive term involving non-
linearity. Theoretically, since the ε coefficients are known, the un-
wanted addendum can be removed by subtracting an equivalent quan-
tity from the output conversion result; hence, the primary issue is the
estimation of capacitors mismatch. A proved technique to determine
the actual MDAC capacitors value is presented in [38]; this method,
conceived to be used in background mode, can be adopted to perform
a foreground estimation at the converter start up. As mentioned be-
fore, since the weighting errors are known each output word can be
corrected eliminating the quantity highlighted in (4.72).
The pipeline stage representation of Fig.4.1(b) combined to the
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residue description in (4.65) is useful to illustrate this approach. The
i-th stage ADSC quantization error Ri, normalized to Vref , can be writ-
ten as
Ri = Vi−1 −
a+ b+ c
Gi
(4.73)
where a, b and c are defined in Tab.4.1. Neglecting the finite oper-
ational amplifier DC gain and bandwidth (A ≈ ∞ and f − t ≈ ∞)
equation (4.53) becomes
Vi =
CMDAC
Cf
Vi−1 −
aCa + bCb + cCc
Cf
=
=
CMDAC
Cf
(
Ri +
a+ b+ c
Gi
)
−
aCa + bCb + cCc
Cf
(4.74)
By substituting the capacitors expression (4.67)
Vi =
GiRi
1 + εf
−
aεa + bεb + cεc
1 + εf
(4.75)
Assuming the mismatch terms to be small
εj,l << 1 with j, l = 1, 2, 3, 4 (4.76)
1
1 + εj
≈ 1− εj (4.77)
εjεl ≈ 0 (4.78)
and the residue in (4.74) can be linearized as follows:
Vi ≈ (1− εf ) [GiRi − (aεa + bεb + cεc)] (4.79)
Since δ = Vi−GiRi represents the error in the residue calculation due
to capacitor mismatch, by rotating the MDAC capacitors according a
pseudo-random sequence, and correlating the measured residue with
the sequence itself, it is possible to quantify the weighting error for
each capacitor.
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P1 P0 Ca Cb Cc Cf
−1 −1 C1 C2 C3 C4
−1 +1 C2 C3 C4 C1
+1 −1 C3 C4 C1 C2
+1 +1 C4 C1 C2 C3
Table 4.5: MDAC capacitors shuffling scheme.
Considering a set of four capacitance {C1, C2, C3, C4} the algorithm
rotates this four elements in order to obtain, for each sampling in-
stant, a different configuration of Ca, Cb, Cc and Cf . The assignment
is controlled by two zero-mean, pseudo-random binary sequences P0
and P1 with values ±1 according to the table Tab.4.5. According to
this table Ca, Cb, Cc and Cf can be written as
Ca =
1
2
{
C4 + C3
2
+ P0
C4 − C3
2
+
C2 + C1
2
+ P0
C2 − C1
2
+
+ P1
[
C4 + C3
2
+ P0
C4 − C3
2
−
C2 + C1
2
− P0
C2 − C1
2
]
(4.80)
therefore
εa =
1
Gi
{(ε1 + ε2 + ε3 + ε4)− P0 (ε1 − ε2 + ε3 − ε4) +
+ P1 (ε1 + ε2 − ε3 − ε4) + P1P0 (ε1 − ε2 − ε3 + ε4)} (4.81)
By defining
∆1 = ε1 + ε2 − ε3 − ε4 (4.82)
∆2 +∆3 = ε1 − ε2 + ε3 − ε4 (4.83)
∆2 −∆3 = ε1 − ε2 − ε3 + ε4 (4.84)
it results
εa =
1
Gi
[−P0 (∆2 +∆3)− P1∆1 + P1P0 (∆2 −∆3)] (4.85)
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Similarly for the other capacitors
εb =
1
Gi
[P0 (∆2 +∆3)− P1 (∆2 −∆3) + P1P0∆1] (4.86)
εc =
1
Gi
[−P0 (∆2 +∆3)− P1∆1 − P1P0 (∆2 −∆3)+] (4.87)
εf =
1
Gi
[P0 (∆2 +∆3)− P1 (∆2 −∆3)− P1P0∆1+] (4.88)
Substituting (4.85 and (4.86) in (4.79)
Vi ≈ (1 + εf ) [GiRi − (aεa + bεb + cεc)] =
= GiRi −
1
Gi
{P0 (∆2 +∆3) (−a+ b− c+GiRi) +
+ P1 [(−a+ c)∆1 + (b−GiRi) (∆2 −∆3)] +
+ P1P0 [(a− c) (∆2 −∆3) + (b−GiRi)∆1]} (4.89)
Assuming the back-end converter to be ideal (or already calibrated),
Vi can be approximated by the quantized version resulting from the
BEADC conversion Vˆi therefore the sequence VˆiP0 (−a+ b− c) is known
in real-time. Assuming the zero-mean, pseudo-random sequences P0
and P1 to be uncorrelated,
E{P0} = E{P1} = 0 (4.90)
E{P0P1} = 0 (4.91)
P 20 = P
2
1 = 1 (4.92)
By correlating the residue sequence Vˆi with the sequence P0 (−a+ b− c)
T = E{VˆiP0 (−a+ b− c)} =
= −
∆2 +∆3
Gi
[
E{(−a+ b− c)2}+ E{GiRi}E{−a+ b− c}
]
(4.93)
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Besides, correlating Vˆi with P1 (−a+ c),
U = E{VˆiP1 (−a+ c)} =
= −
∆1
Gi
E{(−a+ c)2}+
−
∆2 −∆3
Gi
[E{b (−a+ c)} − E{GiRi}E{−a+ c}] (4.94)
and finally, correlating Vˆi with P1P0 (a− c),
Z = E{VˆiP1P0 (a− c)} =
= −
∆2 −∆3
Gi
E{(a− c)2} −
∆1
Gi
[E{b (a− c)} − E{GiRi}E{a− c}]
(4.95)
Unfortunately GiRi is not available; however it can be approximated
with the actual residue Vˆi and then with the back-end output, hence
E{GiRi} ≈ E{Vˆi} (4.96)
By defining
α = E{(−a+ c)2} (4.97)
β = E{b (−a+ c)} = −E{b (a− c)} (4.98)
γ = E{Vˆi}E{−a + c} = −E{Vˆi}E{a − c} (4.99)
ρ = E{(−a+ b− c)2} (4.100)
λ = E{Vˆi}E{−a + b− c} (4.101)
equations (4.93), (4.94) and (4.95) become
T ≈ −
∆2 +∆3
Gi
(ρ+ λ) (4.102)
U ≈ −
∆1
Gi
α−
∆2 −∆3
Gi
(β − γ) (4.103)
Z ≈ −
∆2 −∆3
Gi
α+
∆1
Gi
(β − γ) (4.104)
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Since T , U , Z and the terms in (4.97) are real-time computed, an
estimation ̂∆2 +∆3, ̂∆2 −∆3 and ∆̂1 of ∆2+∆3, ∆2−∆3 and ∆1 can be
obtained solving the equation (4.102)-(4.104) as follows:
̂∆2 +∆3 = −
GiT
ρ+ λ
(4.105)
̂∆2 −∆3 = −
αZ + (β − γ)U
α2 + (β − γ)2
(4.106)
∆̂1 = −
αU − (β − γ)Z
α2 + (β − γ)2
(4.107)
Once these estimations are known, the mismatch terms ε1, ε2, ε3 and
ε4 are determined.
The approach above can be modified in order to take into ac-
count the MDAC operational amplifier finite DC gain A; the linearized
residue equation of (4.79) becomes
Vi ≈
(
1− εf −
Gi
A
)
[GiRi − (aεa + bεb + cεc)] (4.108)
Recalling the expression (4.85) and (4.86), (4.108) becomes
Vi ≈ GiRi
(
1−
Gi
A
)
−
1
Gi
{P0 (∆2 +∆3) (−a+ b− c+GiRi) +
+ P1 [(−a+ c)∆1 + (b−GiRi) (∆2 −∆3)] +
+ P1P0 [(a− c) (∆2 −∆3) + (b−GiRi)∆1]} (4.109)
that differs from the previous results in the first term only. The finite
gain involves a stage gain error and makes the approximation (4.96)
worse; in this case
E{Vˆi} = E{GiRi}
(
1−
Gi
A
)
(4.110)
therefore the ADSC output word is not sufficient:
E{GiRi} ≈ E{Vˆi}
1
1− GiA
(4.111)
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The actual operational amplifier gain A in unknown and it has to be
approximated with the nominal gain Anom. As shown in paragraph
4.2.3, where simulations results are collected, the lower the gain A is,
the coarser are the estimates of the capacitors weighting coefficients.
4.2.2 Matlab R© Capacitors Mismatch Estimation Model
As done for the gain and non-linearity algorithm the technique de-
scribed above was evaluated by means a Matlab R© model. In Fig.4.16 a
block diagram of the capacitors mismatch estimation model is shown.
The pipeline stage is represented as in chapter 4.1.2, according to
the equation (4.53), except for the addition of the capacitors rota-
tion structure driven by the pseudo-random sequences P0 and P1.
The back-end output Vˆi, the ADSC conversion results a, b and c, the
pseudo-random sequences are fed to the estimation block that com-
putes the required expectations in order to provide the capacitors
weighting coefficients. The model implemented here allows to verify
the convergence of the coefficients, and thus to investigate the algo-
rithm limits, however, it does not allow to directly evaluate the effec-
tive benefits of the calibration in terms of converter resolution. For
this purpose the resulting mismatch terms must be introduced in the
gain and non-linearity Matlab R© model to prove the effective cancella-
tion of the undesired input-dependent quantity in (4.72).
4.2.3 Simulations
The key point of the mismatch estimation algorithm is the conver-
gence of the capacitors weighting coefficients ε1, ε2, ε3 and ε4 to the
actuals values. The convergence can be proved by means of transient
simulations when the converter is driven with a generic input signal.
Assuming the pipeline stage to be ideal (gain of 4 and b = 0.00001)
and assuming the nominal MDAC capacitor unit to be Cnom = 260 fF;
considering the test set of capacitors in Tab.4.6 the estimated coeffi-
cients transient evolution results as in Fig.4.17; after 1·106 conversion
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Figure 4.16: Pipeline stage and capacitors weighting coefficients estimation blocks diagram.
cycles the estimations ∆̂1, ∆̂2 and ∆̂3 are stabilized and the resulting
relative error4 , calculated after a conservative number of samples of
5 · 106, are collected in Tab.4.7; in Tab.4.8 Considering the actual
MDAC parameters (see Tab.4.2) the convergence time is similar to
that observed in the ideal case; the relative errors, reported in Tab.4.9
and Tab.4.10, appear slightly greater.
The above results were obtained using the 10bit back-end out-
put word as residue approximation according to (4.96). Compara-
4Since xˆ is the estimated value and x the actual one, the relative error is
Errorrelative = 100
xˆ − x
x
expressed as percentage of the actual value.
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Element Actual Value [fF] Actual ε Percentage of Cnom [%]
C1 229.32 −0.0996 −11.8
C2 242.81 −0.0467 −6.6
C3 260.34 0.0222 +0.13
C4 286.31 0.1241 −10.1
Table 4.6: MDAC capacitors test.
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Figure 4.17: Estimated coefficient ∆̂1, ∆̂2 and ∆̂3: transient behaviour.
ble performances in terms of estimated coefficient accuracy, were
demonstrated using, instead of the whole back-end result, a 3bit re-
quantized version added to a zero-mean dither; this solution, at the
expense of the convergence time, allows a significant simplification in
the calibration hardware.
The effect of the MDAC operational amplifier DC gain has been in-
vestigated. Since the calibration algorithm has been modified in order
to take into account the stage gain error according to (4.108)-(4.111)
the actual gain A is required; approximating A with the nominal op-
erational amplifier DC gain Anom the estimation error changes with
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Actual Value Estimated Value Relative Error [%]
∆1 −0.2926 −0.2824 −3.49
∆2 −0.0530 −0.0436 −17.7
∆3 −0.1020 0.0998 −2.15
Table 4.7: Estimation results (ideal MDAC): ∆̂1, ∆̂2 and ∆̂3 after 5 · 106 samples.
Actual Value Estimated Value Relative Error [%]
ε1 −0.0996 −0.0924 −7.26
ε2 −0.0467 −0.0488 +4.58
ε3 −0.0222 0.0207 −6.57
ε4 −0.1241 0.1205 −2.94
Table 4.8: Estimation results (ideal MDAC): ε̂1, ε̂2, ε̂3 and ε̂4 after 5 · 106 samples.
Actual Value Estimated Value Relative Error [%]
∆1 −0.2926 −0.2710 −7.38
∆2 −0.0530 −0.0424 −20.0
∆3 −0.1020 0.0962 −5.64
Table 4.9: Estimation results (actual MDAC): ∆̂1, ∆̂2 and ∆̂3 after 5 · 106 samples.
Actual Value Estimated Value Relative Error [%]
ε1 −0.0996 −0.0889 −10.7
ε2 −0.0467 −0.0466 −0.21
ε3 −0.0222 0.0196 −11.4
ε4 −0.1241 0.1159 −6.67
Table 4.10: Estimation results (actual MDAC): ε̂1, ε̂2, ε̂3 and ε̂4 after 5 · 106 samples.
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the difference between nominal and actual gain. The higher the ac-
tual gain A, the lower the discrepancy results: typically, if A > 50dB,
the discrepancy resulting from the approximation A ≈ Anom is negligi-
ble. For example, setting the nominal gain to 60dB, the ∆1 estimation
error results −7.3%, −7.4% and −7.8% with 54dB, 60dB and 66dB
of actual gain respectively; setting the nominal gain to 40dB, the ∆1
estimation error results −13.9%, −10.5% and −8.8% with 34dB, 40dB
and 46dB of actual gain respectively. In other terms the estimation er-
ror increases with the operational amplifier gain decrease, moreover,
the estimation error is degraded by the difference between actual and
nominal gain; in this case, if the calibration algorithm uses an un-
der estimation of the actual gain (Anom < A), the estimation error
improves.
4.3 Mismatch Foreground Calibration and
Gain/Non-Linearity Background Calibration
4.3.1 Matlab R© Calibration Model
It is reasonable to suppose that the capacitors mismatch dependence
on the temperature variations is negligible; on the contrary the stage
gain and the non-linearities, related to active devices proprieties, can
be expected to strongly depend on temperature and they can signif-
icantly change during the converter life-time. For this reasons the
capacitors mismatch can be considered as time-independent phe-
nomenon and the weighting coefficients can be estimated in fore-
ground mode at the converter start-up and then stored in a lookup
table. In order to track any variation affecting the stage gain and the
non-linearity, the calibration described in paragraph 4.1 must be per-
formed in background mode; since the tracking speed versus steady-
state accuracy trade off exist and it depends on the µm and µb values,
the required overall resolution limits the maximum variation speed
that can be tracked. Fig.4.18 depicts a block diagram of the calibra-
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Figure 4.18: Pipeline stage and calibration architecture blocks diagram.
tion architecture exploiting both the capacitors mismatch correction
technique and the gain/non-linearity algorithm. As afore mentioned,
the mismatch estimation routine is performed at the converter start
up; the MDAC capacitors rotation is performed according to the ta-
ble Tab.4.5 for a fixed foreground calibration time compatible with
the required estimation accuracy. When the estimation is completed,
the MDAC capacitors are frozen in fixed configuration, i.e. Ca = C1,
Cb = C2, Cc = C3 and Cf = C4 and the background calibration algo-
rithm starts. Since the weighting coefficients have been determined,
the error terms indicated in (4.72) are known and can be subtracted
from the back-end output word while the gain and non-linearity rou-
tine is running. Once the gain and third-order coefficients reach the
steady-state values the start up phase ends and the output data can
be considered as calibrated.
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Figure 4.19: Calibration transient behaviour: mismatch cancellation effect.
4.3.2 Simulations
Assuming the MDAC to be ideal (gain of 4 and b = 0.000001) and con-
sidering the capacitors test set of Tab.4.6, the transient evolution of
the calibrated SNDR results as in Fig.4.19; without any mismatch
term cancellation, despite the gain and non-linearity calibration, the
SNDR does not exceed 35dB; subtracting from the back-end output
word the estimated mismatch error term, the SNDR reaches 56dB af-
ter 5000 slots of 1024 samples each. Comparable results have been ob-
tained simulating the actual stage (see Tab.4.2). Since the mismatch
term cancellation involves a 21dB improvement, the benefits result-
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ing from the calibration technique are proved. However, it is clearly
visible that, in spite of the increase, the SNDR does not satisfy the
resolution requirements.
The first limiting factor are the errors affecting the weighting coeffi-
cients. Assuming the MDAC to be ideal (gain of 4 and b = 0.000001), the
lower the estimation error is, the higher the calibrated SNDR results.
Starting from the estimated coefficients in Tab.4.8, Fig.4.20 depicts
the calibrated SNDR improvement derived from a better coefficients
estimation according to Tab.4.11.
The second cause of performance degradation is the non-linearity
affecting the residue amplification. Fig.4.21 shows the calibrated SNDR
for different third-order coefficient b, assuming perfect mismatch coef-
ficients estimation. Tab.4.12 summarizes the calibrated
SNDR evaluated after 5000 slots of 1024 samples each.
4.4 Open Issues
The calibration method to correct stage gain errors and non-linearity
allows to achieve SNDR levels suitable for 12bit operation; the tech-
nique efficiency is limited only by the MDAC capacitors mismatch,
and therefore an additional calibration routine, eventually executed
in foreground mode, is mandatory. The capacitor shuffling method
described above allows to recover a part of the resolution loss due to
capacitor mismatch, however, several open issues still remain. First,
the performance dependence from the actual op-amp gain must be in-
vestigated in order to establish the operational amplifier specs; more-
over it is important to establish whether or not the discrepancies
between the actual operational amplifier gain and the nominal one,
specified in the calibration algorithm, lead to a systematic bias in the
weighting coefficients estimation. Second, the weighting coefficients
estimates must be improved for better accuracy. Other aspects to be
investigated are the effects of an input DC offset, the impact of the av-
eraging time and weighting in the coefficients estimation routine and
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Curve no.
Estimation Error
Calibrated SNDR [dB]
Coefficient Error [%]
1
ε1 −10.7
55.71
ε2 −0.21
ε3 −11.4
ε4 −6.67
2
ε1 −6.42
59.73
ε2 −0.13
ε3 −6.84
ε4 −4.00
3
ε1 −2.14
66.52
ε2 −0.4
ε3 −2.28
ε4 −1.33
4
ε1 0
70.56
ε2 0
ε3 0
ε4 0
Table 4.11: Calibrated SNDR for different weighting coefficients estimation errors: SNDR eval-
uated after 5000 slots of 1024 samples each.
Curve no. Third-Order Coefficient b Calibrated SNDR [dB]
1 0.000001 70.56
2 0.00001 70.62
3 0.0001 70.52
4 0.001 69.99
5 0.01 66.36
6 0.1 50.03
Table 4.12: Calibrated SNDR for different third-order coefficient b and ideal weighting coeffi-
cients estimation: SNDR evaluated after 5000 slots of 1024 samples each.
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Figure 4.20: Calibrated SNDR with Mismatch Cancellation for different weighting coefficients
estimation errors (see Tab4.11).
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Figure 4.21: Calibrated SNDR with Mismatch Cancellation for different third-order coefficient b
(see Tab4.12).
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finally the effects of the pseudo-random sequences characteristics.
It was shown that the mismatch error term cancellation is affected
by the residue amplifier non-linearity. In fact, since the unwanted ad-
ditional term in (4.72) is processed through the MDAC operational
amplifier, it is affected by the stage non-linearity as well as the input
signal. In order to provide a cancellation as accurate as possible, the
error term in the lookup table must be non-linearly processed in or-
der to allow effective cancellation.
Further investigations on the possibility to perform in background
mode simultaneous calibration of gain, non-linearity and mismatch
could be useful to reduce the startup time.
Chapter 5
Conclusions
The purpose of this work was the design of the key blocks of a 1GS/s
Time-Interleaved, Fully Differential analog-to-digital converter suit-
able for 10GBASE-T Ethernet transceivers. The design has been de-
veloped in a 65nm low-leakage digital CMOS technology.
Starting from the idea of four conversion channels working
at 250MS/s each, a Front-End Track-and-Hold has been designed
in order to prevent the effect of inter-channel time-skew. The pro-
posed architecture, illustrated in chapter 2, is composed of a source
follower input buffer and a rail-to-rail switch featuring an effective
resolution higher than 11bits at 1GS/s. Several solutions aiming at
high-linearity and high-speed operation have been implemented, such
as dynamic bulk biasing to avoid body effect and common mode con-
trol to attenuate the effect of Process-Voltage-Temperature variations
on the achieved linearity.
The design of the single conversion channel was discussed in chap-
ter 3. The first stage is a Flip-Around Track-and-Hold Amplifier driven
by a 25% Duty Cycle clock; this solution allows to lower the front-end
loading capacitance during the acquisition phase; the circuit is based
on a folded cascode operational amplifier with gain boosting technique
and switched-capacitors CMFB.
A 12bits pipelined ADC has been designed; 2.5bits MDAC stages
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were used with a 2bits flash converter as back-end. Each conversion
stage embeds a flash A/D converter with 6 decision levels; a high-
speed latching comparator has been designed with suitable settling
time, kick-back noise and BER (< 10−10). The amplified quantization
residue is processed by a switched-capacitor, charge sharing MDAC
with gain of 4, using the same operational amplifier designed for the
Flip-Around circuit. Considering the constraints posed on the maxi-
mum power consumption, the performances in terms of slew rate and
settling time are not enough for an effective resolution of 12bits; for
these reasons calibration techniques are mandatory for achieving the
target resolution.
Two different approaches are reported in chapter 4. The first one
is a background algorithm to estimate and correct for gain error and
third-order non-linearity in the MDAC; Matlab R© simulations prove
the effectiveness of this technique. The gain and non-linearity co-
efficient estimations converge in about 106 samples and after 5X106
conversion cycle a converter resolution close to the nomimnal one
os is achieved. The SNDR improvement is reduced if capacitors mis-
match in the MDAC stages is considered. For this reason the second
approach aims at the estimation of the capacitor mismatch at first.
The proposed technique is based on the pseudo-random capacitor
rotation. With a combinination of both calibration methods, a 25dB
SNDR improvement is acchieved.
It should be noticed that the effectiveness of the mismatch cancel-
lation depends significantly on the accuracy in the estimation of the
capacitor mismatch; for this reason the estimation algorithm must
be optimized in order to achieve better performance. Furthemore, the
reported research activity has proven that the linearity improvement
provided by the cancellation of the capacitor mismatch exhibits a sig-
nificant dependence on the non-linearity affecting the residue ampli-
fier. Finally the convergence time must be further reduced in order
to make those calibration algorithms compatible with on-line test at
wafer sort.
Chapter 6
Side Activity:
DC/DC Converter
Modelling, Design and Test
In the last few decades a substantial part of the research effort has
been oriented to the development of portable electronic devices like
mobile phones, laptop, PDAs etc. The integrated circuits evolution
allowed the realization of complex system reducing the required sil-
icon area and the power consumption; exploiting low-power solu-
tions battery-powered operations are feasible however the use of low-
voltage architectures calls for suitable circuits implementing voltage
regulation and power management. Since the system includes both
analogue and digital parts, different voltage domains are required; in-
deed, while digital circuits benefits from supply voltage scaling, non-
volatile memories and analog circuits usually need a higher supply
voltage.
In order to extend the battery life the voltage regulation must be
as efficient as possible. Moreover, maximizing the efficiency by reduc-
ing the energy losses in the power conversion process results in a
lower overall heating: at first the use of fan or heat sink leads to addi-
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tional power consumption, higher costs, higher size and weight often
incompatible with integrated solutions; secondary a thermal causes
an increase of series resistance of CMOS switch thus, higher energy
loss.
For the reasons above, the power management has taken a key
role in the design of quality and reliable products and so many so-
lutions have been studied and developed. The power electronic solu-
tions, designed for high-voltages and high-currents, are suitable for
lower voltage domains; since the CMOS process provides good quality
switches, high-speed switching techniques are compatible with the
integrated circuits.
One of the most important category, specially in battery-powered
devices, is the direct-current to direct-current conversion (DC/DC).
In this chapter, after a brief introduction focused on the converters
control strategies, a design-oriented mathematical model for DC/DC
step-down converter, also known as Buck Converter, with Pulse Fre-
quency Modulation (PFM) is presented; the transistor-level simulation
results are shown in order to validate the proposed model and next a
comparison with the experimental result allows to highlight the most
relevant causes of efficiency degradation.
6.1 DC/DC Converters Overview
As shown in Fig. 6.1 a DC/DC switching converter is composed of a
pull-up network to provide energy to a LC tank charging the output
node and a reverse path, i.e. a diode, to sustain the inductor resid-
ual current when the pull-up is turned off. Since the loading current
discharge the capacitor C, the main switch S has to be turned on
periodically. The most important losses contributions are [40]:
1. Conduction Losses: due to the switches on-resistance, forward
biased diode drop, inductor and capacitor serie resistance.
2. Switching Losses: resulting from charging and discharging of
6.1. DC/DC Converters Overview 97
VS
S
D
vSW L
C
vout(t)
Iout
Figure 6.1: Simplified DC/DC Converter
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Figure 6.2: Power losses versus the loading current for: (a) Constant-Frequency Control;
(b) Variable-Frequency Control
parasitic capacitances of the switches, switches voltage-current
overlap, inductor core losses, digital control circuitry switching.
3. Constant Losses: bias, stand-by and leakage currents.
Conduction losses increase with the loading current whereas the
switching losses are approximately independent from the load and in-
crease with the switching frequency. Fig. 6.2 shows the Power losses
trend versus the loading current for a fixed-frequency, 6.2(a), and for
variable-frequency control, 6.2(b): in a fixed-frequency control the ef-
ficiency at low loading level is limited by the switching losses; in a
variable-frequency control both the conduction losses and the switch-
98
Chapter 6. Side Activity:
DC/DC Converter Modelling, Design and Test
very light−load
light−load high−load
Ef
fic
ie
nc
y 
[%
]
50 400Load Current [mA]
75
85
95
65
Figure 6.3: Efficiency Curve for a Constant-Frequency Control
ing losses scale down with the loading current resulting in the opti-
mum control strategies for light load condition. On the contrary at
high loading currents a variable-frequency control results in higher
power losses with respect to the fixed-frequency approach.
The typical efficiency curve for a constant-frequency control is
shown in Fig. 6.3; three regions have been individuated: in region A,
high loads, the conduction losses are dominant; in region B, medium-
to-light loads, the switching losses mostly due to the switches voltage-
current overlap, are the main efficiency limiting factor; in region C,
light loads, the losses resulting from charging and discharging pro-
cess of parasitics capacitors are the most important effect.
A typical constant-frequency control strategy is obtained by mod-
ulating the width of the charging pulse (Pulse Width Modulation,
PWM) whereas the comnmon variable-frequency technique is known
as Pulse Frequency Modulation (PFM). Depending on the loading cur-
rent, the output voltage ripple and the external inductance and capac-
itor values, two working modes are possible: if the inductor current
is permanently higher than zero, the converter works in Continuous
Conduction Mode (CCM); if the inductor current decrease to zero and
remain zero for a portion of the switching period, the converter works
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in Discontinuous Conduction Mode (DCM). For light loading current
buck converters usually operate in DCM.
The main issue in the efficiency-oriented design of switching
DC/DC converters is the variation of the load current. Indeed a sys-
tem including several blocks such as transmitters, microprocessors,
flash memories, etc. may experience a large variation of the current
consumption. A mobile phone, for instance, requires low supply cur-
rent in stand-by mode and sinks an high current during a call. For
this reasons the current-dependent mode-hopping control strategy,
combining constant and variable-frequency control depending on the
current demand, is the best choice over a wide range of loading con-
dition [41], [42].
In addition to the selection of the suitable control, many efficiency
improvements have been developed and presente in literature. One of
them is the soft-switching technique [42], [43], which eliminates the
voltage-current overlap occuring in the power switch by turning on or
off the switch itself when either its voltage drop or its current is zero
(Zero Voltage Switching, ZVS and Zero Current Switching ZCS respec-
tively); since capacitors and inductances leads to smoother voltage
or current transition, soft-switching is obtained adding resonant or
quasi-resonant circuit. A different technique aiming at increasing the
efficiency, specially at light load, is known as width-switching [44]:
since the optimum switches size depends on the loading current, the
efficiency can be improved adjusting the switch width.
Focusing on the variable-frequency control many solutions have
been reported in literature: [40] describes a buck converter with cur-
rent sensing, performing the inductor peak control; [42] presents a
similar converter based on the output voltage sensing performing the
inductor current ripple control; [45] shows a PFM control with adap-
tive on-time control. None of these papers presents the design pro-
cedure starting from the efficiency constraints; on the contrary [46]
proposes a simplified model for PWM converters.
The mathematical model presented in the following sections is a
design-oriented description of a PFM Buck Converter working in Dis-
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continuous Conduction Mode; the proposed design procedure, start-
ing from the efficiency and output ripple specifications, returns the
aspect ration of the power switches and it allows to correct the effi-
ciency estimation considering the power consumption of the drivers.
6.2 DC/DC Converter Mathematical Model
6.2.1 Output Stage Model
In Fig. 6.4 the schematic of the output stage of a DC/DC Buck Con-
verter is shown: the high side of the stage is composted of a PMOS
power switch (M1) providing energy to the LC tank and thus charg-
ing the output node; the bottom side must provide a freewheeling
path for the residual inductor current when M1 is turned off. In the
asynchronous version, Fig. 6.4(a), the inductor current forces diode
D1 to be turned on; in the synchronous one, Fig. 6.4(b), the NMOS
power switch (M2) must be properly turned on at the PMOS switch-
ing off. In the former version the drop across the freewheeling path
equals the forward diode voltage drpo whereas in the latter the drop
is determined by the NMOS channel on-resistance; since the power
transistor is properly sized and driven, synchronous architecture al-
lows to achieve lower losses and then higher efficiency. In order to
avoid cross-conduction because of a short-circuit occuring between
the power source and ground, a dead-time (delay between the turn-
ing off ofM1 and the turning on of bottom switch) must be considered;
however, when the dead-time is overestimated the residual inductor
current forces the bulk-drain diode to be turned on causing an effi-
ciency degradation.
Assuming the required regulated output voltage to be V out and
∆Vout1 to be the maximum voltage ripple, the average output voltage
must equal V out; since V
MIN
out and V
MAX
out represent the lower and the
upper output limits imposed by the specs, M1 must be periodically
switched on/off according to the output level. Moreover the output
voltage limits can be expressed as function of V out and ∆Vout1 as fol-
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Figure 6.4: DC/DC Buck Converter Output stage schematic: (a) Asynchronous version,
(b) Synchronous version
low:
VMINout = V out −
∆Vout1
2 (6.1)
V MAXout = V out +
∆Vout1
2 (6.2)
Let us consider at first the asynchronous DCM DC/DC Buck Con-
verter with PFM control, postponing several consideration about the
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Figure 6.5: Key waveforms of a DC/DC Buck converter.
synchronous version. Since vout(t) is below V
MAX
out , the PMOS switch
is on and charges the output capacitor C while D1 is off; when vout(t)
reaches the maximum value V MAXout , M1 is turned off; the residual in-
ductor current, discharging the SW node capacitance, forces vSW (t)
below the ground level and the diode is switched on. The inductor
current, flowing through D1, gradually decreases to zero, then the
diode is turned off leaving the output stage in high impedance con-
dition. The loading current discharges the output capacitance until
vout(t) reaches V
MIN
out and M1 is turned on again. The key waveforms
are shown in Fig. 6.5. Assuming ideal comparators for the sensing of
the output voltage and neglecting the time delay affecting the circuit
driving M1, the switching period can be splitted in three parts: TOA,
TAB and TBC . During TOA, M1 is on and D1 is off; negelcting the varia-
tion of the output voltage vout(t) with respect to its average value V out,
the inductor current can be described by the following differential
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equation
L
diL(t)
dt
= V ′S − Vout (6.3)
where V ′S is the battery (i.e.input) voltage VS minus the voltage drop
across the on-state channel resistance of M1. V
′
S is a linear function
of the current flowing through the PMOS; however, for the sake of
simplicity, in the following calculation a constant value has been con-
sidered. The lower the channel on-resistance ofM1, the lower the vari-
ation of the voltage drop accross M1, thus resulting in a more accept-
able approximation. Under this assumption iL(t) increases linearly
with time. Setting the time origin at the beginning of the charging
phase, under the assumption of Discontinuous Conduction Mode,
tO = 0, iL(0) = 0 (6.4)
and solving the equation (6.3), the inductor current is found:
iL(t) =
V ′S − Vout
L
t (6.5)
Assuming IP to be the inductor peak current, iL(t) can be expressed
also as
iL(t) =
IP
TOA
t (6.6)
Combining the equations (6.5) and (6.6),
IP =
V ′S − Vout
L
TOA (6.7)
Since the loading current is constant (Iout), the charging current flow-
ing through the capacitor C is
iC(t) = iL(t)− Iout (6.8)
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Inserting the equations (6.6) in (6.8) and integrating from tO to the
generic time instant t, vC(t) is obtained:
vC(t) =
1
C
∫ t
tO
iC(x)dx =
1
C
∫ t
tO
[iL(x)− Iout] dx =
=
1
2C
IP
TOA
t2 −
Iout
C
t+ vC(tO) (6.9)
The charging phase starts when the output voltage equals the min-
imum value VMINout , and it is over when the output voltage reaches
VMAXout ; therefore:
vC(tO) = V
MIN
out (6.10)
vC(tA) = V
MAX
out (6.11)
and than
vC(t) =
1
2C
IP
TOA
t2 −
Iout
C
t+ VMoutIN (6.12)
Calculating vC(tA), the expected ripple ∆Vout1 = vC(tA) − vC(tB) (im-
posed by the specs), results
∆Vout1 = vC(tA)− vC(tO) =
TOA
C
(
IP
2
− Iout
)
(6.13)
Combining the equations (6.7) and (6.13), TOA and IP are known
TOA =
LIP
V ′S − Vout
= L
Iout +
√
I2out + 2
C
L∆Vout1(V
′
S − Vout)
(V ′S − Vout)
 (6.14)
IP = Iout +
√
I2out + 2
C
L
∆Vout1(V
′
S − Vout) (6.15)
Neglecting the parasitic capacitance at the SW node, the inductor
current instantly discharges the SW node and forces diode D1 to be
turned on; the SW node voltage falls down to −VT (VT being the for-
ward biased diode voltage); assuming vSW (t) = −VT for all the TAB
interval,
L
diL(t)
dt
= −VT − vout(t) (6.16)
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Assuming, as before mentioned, vout(t) to be constant and equal to
Vout, the inductor current starts to decrease linearly from IP to zero
iL(tA) = IP (6.17)
iL(tB) = 0 (6.18)
thus, solving the equation (6.16),
−
LIP
TAB
= −VT − Vout (6.19)
As in the previous interval TOA,
iL(t) = −
IP
TAB
t+
IP
TAB
tB (6.20)
Using the equations (6.19) and inserting (6.7)
TAB =
LIP
VT + Vout
= TOA
V ′S − Vout
VT + Vout
(6.21)
Joining the equations (6.8) and (6.20) and integrating on TAB (or
rather between tA and tB),
vC(t) = −
IP
2CTAB
(
t2 − t2A
)
+
+
1
C
(
IP tB
TAB
− Iout
)
(t− tA) + vC(tA) (6.22)
At tB, the value of vout(t) has further increased of
∆Vout2 =
TAB
C
(
IP
2
− Iout
)
(6.23)
During TBC , both transistors are off and the loading current dis-
charges the output capacitance. Assuming iL(t) to be constantly zero,
iC(t) = −Iout (6.24)
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hence
vC(t) = −
Iout
C
(t− tB) + vC(tB) (6.25)
The output voltage decreases linearly until it reaches again VMINout and
vC(tB)− vC(tC) = ∆Vout1 +∆Vout2 =
=
1
C
TOA
(
IP
2
− Iout
)(
V ′S − Vout
VT + Vout
)
(6.26)
using equation (6.25), TBC can be calculated as
TBC = C
(∆Vout1 +∆Vout2)
Iout
= TOA
(
IP
2Iout
− 1
)(
V ′S + VT
VT + Vout
)
(6.27)
The switching period can be evaluated joining equations (6.14), (6.21)
and (6.27):
TOC = TOA + TAB + TBC = TOA
IP
2Iout
(
V ′S + VT
VT + Vout
)
(6.28)
Using the linear approximation for iL(t) during TOA and TAB, the out-
put voltage shows a quadratic trend. It is clearly visible that, even with
no delays in the switches driving, the effective output ripple ∆Vout is
greater than the expected value ∆Vout1, imposed by specifications.
The output voltage equals the voltage across output capacitor C.
As mentioned above using equations (6.9), (6.22) and (6.25), vout(t)
can be expressed as follow. During TOA,
vC(t) =
1
2C
IP
TOA
t2 −
Iout
C
t+ VMINout (6.29)
During TAB,
vC(t) =
1
C
(
IP tB
TAB
− Iout
)
(t− tA) + V
MAX
out (6.30)
and during TBC,
vC(t) = −
Iout
C
(t− tB) + vC(tA) + ∆Vout2 (6.31)
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In order to evaluate the actual output voltage ripple, the minimum
and the maximum value of vC(t) must be calculated from (6.29) and
(6.30) respectively: the minimum occur at
tMIN =
Iout
IP
TOA (6.32)
and the minimum voltage is
V MIN−ACTUALout = V
MIN
out −
I2outTOA
2CIP
(6.33)
The maximum occur at
tMAX = tB −
Iout
IP
TAB (6.34)
and the maximum voltage is
VMAX−ACTUALout = V
MAX
out +
TAB
2C
(IP − Iout)
2
IP
(6.35)
Therefore,
∆V ACTUALout = ∆Vout1 +
1
2CIP
[
TAB (IP − Iout)
2 + TOAIout
2
]
(6.36)
where
∆V EXTRAout =
1
2CIP
[
TAB (IP − Iout)
2 + TOAIout
2
]
(6.37)
represents the out-of-specs output voltage ripple (i.e. the extra voltage
ripple with respect to ∆Vout1)
6.2.2 Efficiency Calculation and PMOS Switch Design
In a voltage regulator the Efficiency is defined as
η =
P out
P in
(6.38)
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where P out and P in are the average values over the switching period
TOC of the power delivered to the load and the power provided by the
battery, respectively.
Since switch M1 is on during the charging phase only, the DC/DC
output stage described in the previous section sinks current from the
input source during the interval TOA whereas during TAB and TBC
the input current is null; during TOA the input current equals the
current flowing through the inductor iL(t). Assuming VS to be the
input voltage, the average input power results
P in =
1
TOA
∫ tA
tO
VSiL(t)dt (6.39)
therefore, using equation (6.6),
P in = VSIout
V out + VT
V ′S + VT
(6.40)
The average output power results
P out =
1
TOC
∫ tC
tO
vC(t)Ioutdt (6.41)
Since Iout is constant,
P out = V outIout (6.42)
From equation (6.38)
η =
P out
P in
=
V out
VS
(
V ′S + VT
V out + VT
)
(6.43)
Solving the previous equation with respect to V ′S, the maximum volt-
age drop across the main switchM1 and compatible with the required
efficiency η, is determined:
V ′S = ηVS
(
1 +
VT
V out
)
− VT (6.44)
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Approximating the current flowing through M1 with the average in-
ductor current over TOA, i.e. IP /2, the maximum channel on-resistance
of the switch is found
RONM1 =
VS − V
′
S
IP /2
(6.45)
and considering equation (6.7),
RONM1 =
2 (VS − V
′
S)
Iout +
√
I2out + 2
C
L∆Vout1
(
V ′S − Vout
) (6.46)
Assuming switch M1 working in linear region, the channel
on-resistance is a linear function of (Vgs − VTHMOS)
−1 where (Vgs −
VTHMOS) represents the overdrive voltage used to turn on the switch
M1 and VTHMOS is the PMOS switch threshold voltage. Typically the
process specifications includes the measured channel on-resistance
for a some voltage overdrive (Vgs0 − VTHMOS) and for a some channel
length L0, i.e. the usually minimum channel lenght), hence
RON@Vgs = RON@Vgs0
vgs0 − VTHMOS
vgs − VTHMOS
(6.47)
Using L0 and assuming the on-resistance to be inversely proportional
to the channel width, the following relationship for RONM1 is found:
RONM1 =
RON@Vgs
WM1
(6.48)
where WM1 represents the channel width of M1. Therefore the design
constraints, based on the efficiency specifications, leads to a mini-
mum value for WM1.
WM1 =
RON@Vgs
RONM1
(6.49)
The model is still valid if the synchronous version of the DC/DC is
considered instead of the asynchronous one. Turning on the NMOS
just after the switch-off ofM1, vSW (t) falls below the ground level as in
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Figure 6.6: Schematic representation of a synchronous DC/DC Buck converter output stage
with driver.
the asynchronous case. Nevertheless, the voltage drop across M2 in
this phase is usually smaller than VT (diode forward threshold); this
solution, as indicated in equation (6.43), allows to achieve a higher
efficiency. The width of the NMOS switch is set in order to obtain a
drop lower than the forward biased diode voltage; a reasonable choice
is the PMOS/NMOS ratio typically used in a CMOS architecture, i.e.
WM2 =WM1/2.
6.2.3 Drivers Design
The output stage driving M1 and M2 (synchronous implementation)
is based on two CMOS inverters chains. The last stages driving the
MOS switches has to be sized according to the switch size whereas
the preceeding stages have to be designed with a proper scaling factor;
the chain length has to be chosen according to the driving capability
of the control circuitry.
Fig. 6.6 shows a schematic representation of the system highlight-
ing the adopted symbology. Assuming WDi to be the PMOS width of
the i-th stage of the driver chain and A to be the ratio between the
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PMOS and NMOS widths of the generic CMOS inverter, the NMOS
width results
WPMOS−DRIVER =WDi (6.50)
WNMOS−DRIV ER =
WDi
A
(6.51)
The channel length, for both PMOS and NMOS, is set to LD. The i-th
stage loads the (i+ 1)-th inverter with a capacitance Ci,
Ci =WDiLDCOXPD +
WDi
A
LDCOXND = αDWDi (6.52)
where COXPD and COXND are the specific capacitances of the PMOS
and NMOS used in the inverter chain respectively and αD can be
assumed as a technology dependent constant defined as
αD =
(
COXPD +
COXND
A
)
LD (6.53)
Assuming K to be the scaling factor between the stages of the chain,
K =
WDi
WD(i+1)
(6.54)
since the input capacitance of a CMOS inverter is proportional to the
width of both MOS transistors, it results that
Ci+1 =
Ci
K
(6.55)
It is important to note that the first stage of the chain drives directly
one of the two DC/DC switches; the first CMOS inverter of the PMOS
driver is loaded by a capacitance CPS defined as follows
CPS = COXPSWSLS (6.56)
where COXPS is the specific capacitance andWPS and LS are the width
and lenght of M1 (i.e. WPS is equal to WM1 calculated in the previ-
ous section). Assuming the static dissipation negligible and recalling
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the well-known expression of a CMOS inverter dynamic consumption,
the single stage power consumption ofthe inverter driving the PMOS
switch is found:
PD1 = V
2
ddfCPS (6.57)
and for the i− th generic foregoing stage
PDi+1 = V
2
ddfCi (6.58)
where Vdd is the drivers supply voltage and f the switching frequency.
The total power consumption of the PMOS switch driver is therefore
PPD = PD1 +
N∑
i=2
PDi = PD1 +
N−1∑
i=1
V 2ddfCi =
= PD1 + V
2
ddfαD
N−1∑
i=1
WDi (6.59)
Using the equation (6.54),
WDi = KWD(i+1) (6.60)
hence
WDi =
WD1
Ki−1
(6.61)
Inserting in the equation (6.59)
PPD = PD1 + V
2
ddfαD
N−1∑
i=1
WDi =
= PD1 + V
2
ddfαD
N−2∑
i=0
WD1
Ki
(6.62)
If B is defined as the ratio between the width of the DC/DC PMOS
switch and the width of the first inverter stage PMOS transistor,
B =WPS/WD1 (6.63)
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using (6.56) the following relationship can be written
PPD = V
2
ddfCOXPSWPSLS + V
2
ddfαDWD1
N−2∑
i=0
1
Ki
=
= V 2ddf
(
COXPSWPSLS + αDWD1
N−2∑
i=0
1
Ki
)
=
= V 2ddfWPS
[
COXPSLS +
LD
B
(
COXPD +
COXND
A
)N−2∑
i=0
1
Ki
]
(6.64)
For the DC/DC synchronous version, a scaled inverter chain is manda-
tory in order to drive the NMOS power switch. Assuming R to be the
PMOS/NMOS power switches width ratio (WPS andWNS respectively),
R =WPS/WNS (6.65)
the NMOS driver power consumption can be calculated:
PND = V
2
ddf
WPS
R
[
COXNSLS +
LD
B
(
COXPD +
COXND
R
)N−2∑
i=0
1
Ki
]
(6.66)
The overall power consumption, considering the worst-case synchronous
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version, results
PD = P
P
D + P
N
D =
= V 2ddfWPS
[
COXPSLS +
LD
B
(
COXPD +
COXND
R
)N−2∑
i=0
1
Ki
]
+
+V 2ddf
WPS
R
[
COXNSLS +
LD
B
(
COXPD +
COXND
A
)N−2∑
i=0
1
Ki
]
=
= V 2ddfWPS
[
LS
(
COXPS +
COXNS
R
)]
+
+
[
LD
B
R+ 1
R
(
COXPD +
COXND
A
)N−2∑
i=0
1
Ki
]
=
= KDRIV ERSWPS (6.67)
where
KDRIV ERS = LS
(
COXPS +
COXNS
R
)
+
+
LD
B
R+ 1
R
(
COXPD +
COXND
A
)N−2∑
i=0
1
Ki
(6.68)
Depending on the specifications and the technology process options
several solutions are possible: if high input voltage are required, the
use of thick oxide transistors for the output stage implementation is
mandatory; in order to reduce the driver power consumption, low-
voltage CMOS inverter (thin oxide MOSFETs) can be used; this ap-
proach requires voltage regulation in order to generate the Vdd itself
and the efficiency in this voltage regulations introduces additional
constrains. Drivers based on thick oxide transistors allow to supply
the inverters chain using the DC/DC input voltage; this solution al-
lows to maximize the switches overdrive leading to a lower channel
on-resistance. Assuming the drivers supply voltage Vdd to be equal to
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the DC/DC input VS, the drivers power consumption in (6.68) must
be added to the average input power in order to calculate a more ac-
curate efficiency estimation. Recalling the equation (6.40)
P in = VSIout
V out + VT
V ′S + VT
+ PD (6.69)
Introducing (6.46) and (6.68)
P in = VSIout
V out + VT
VS −
RON@Vgs
WPS
IP
2 + VT
+KDRIV ERSWPS (6.70)
Since
η =
P in
Pout
(6.71)
and
P out = V outIout (6.72)
it results
VSIout
V out + VT
VS −
RON@Vgs
WPS
IP
2 + VT
+KDRIV ERSWPS =
V outIout
η
(6.73)
Solving with respect to WPS, the PMOS switch size is determined.
6.3 Model Validation:
Transistor-level Simulations
6.3.1 DC/DC Control Strategy
In order to validate the proposed description of the DC/DC converter
by means of transistor-level simulations, a behavioural model of the
control circuitry has been implemented. The Control Unit performing
the Pulse Frequency Modulation (PFM) consist of an ideal Finite State
Machine where comparators and logic gates are realized by means
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Figure 6.7: Block diagram of the PFM control unit.
of an Hardware Description Language as Verilog-A R©. In Fig.6.7 the
control unit block diagram is shown. The key point of the proposed
PFM control is the driving of the output charging network (PMOS
switch) according to the output voltage level; it must be noted that
in the asynchronous converter this is the only function demanded to
the control unit whereas in the synchronous version the control unit
must control, in addition, the NMOS switch, replacing the freewheel-
ing diode. The output voltage control is performed using a sensing
network, a voltage comparator and a reference generator. According
to the specified output ripple (neglecting the extra-ripple highlighted
in the mathematical model) the PMOS switch must be turned off when
the output voltage reaches VMAXout whereas it must be turned on when
the output voltage, during the discharging phase, equals VMINout ; as
shown in Fig. 6.3.1, the in/out comparison characteristic must pro-
vide an hysteretic window as wide as the maximum voltage ripple
with central point in V out (the required average output voltage). The
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Figure 6.8: DC/DC output voltage sensing: voltage comparator hysteretic window
hysteresis above can be implemented in the voltage comparator or ob-
tained, as in this design case, by dynamically changing the reference
voltage which the output voltage is compared to. In order to adapt the
DC/DC output voltage to the control unit voltage domain, a resistive
voltage divider with scaling factor α has been introduced; according to
the scaling ratio both the voltage references, i.e. the switching thresh-
olds, must be scaled down.
The voltage comparator output indicates the DC/DC output level
compared to the reference voltages and at the same time reveals if the
converter is in the charging or in the discharging phase. This informa-
tion is used to drive the PMOS by the inverter chain and for selecting
the suitable threshold voltage for the comparator.
In the synchronous version the NMOS switch must be turned on
at the end of the charging phase; in order to avoid the bulk-drain
diode activation, the switch-on of the NMOS device is determined by
the signal controlling the switch-off of the PMOS device, M1; actu-
ally a dead-time must be introdiced in order to prevent an input to
ground shorting. In order to operate in Discontinuous Conduction
Mode, the NMOS switching off must occur when the inductor current
is approximately zero or, similarly, when the switching node voltage
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vSW reaches zero hence, an additional comparator is needed to per-
form the SW -node sensing; since the SW -node can reach the input
voltage a voltage divider is mandatory for the second comparator too
with scaling ratio β.
6.3.2 Simulations Results
A DC/DC Buck converter has been designed using a 0.35µm CMOS
process, following the criteria described above. Assuming the external
components L and C to be design constraints, i.e. L = 100µH and
C = 2.2µF. Since the input voltage VS equals 6V the DC/DC and
the driving stages are both based on high voltage MOS transistors; a
low-voltage (thin oxide MOSFETs) control unit has been implemented
with a supply voltage of 3.3V. The converter is designed to provide an
average output voltage of 3.4V; in order to make the output voltage
suitable to the control unit voltage domain the sensing network must
perform a division by 2 by means of a voltage divider (α = 2). In Tab.
6.1 the technology parameters being useful for the gate capacitances
calculations are reported (worst-case values).
Parameter Unit Value Description
tOXPHV nm 37 High-voltage PMOS oxide thickness
tOXNHV nm 36 High-voltage PMOS oxide thickness
0 pF/m 8.85 Vacuum dielectric constant
OX − 3.9 Oxide dielectric constant
COXPHV F/µm
2
9.328X10−16 Specific High-voltage PMOS gate capacitance
COXNHV F/µm
2 9.588X10−16 Specific High-voltage NMOS gate capacitance
Table 6.1: Technology parameters
6.3. Model Validation:
Transistor-level Simulations 119
Asynchronous Version
Considering the asynchronous version of the DC/DC where the free-
wheeling diode is realized by means of the drain-bulk junction (body-
diode) of an NMOS with the gate terminal connected to ground. As-
suming the PMOS width WS to be 15mm and consequently the NMOS
width WS/A to be 7.5mm; the ratio between the DC/DC PMOS width
WS and the first driver stage PMOS width WD, defined in the previous
section as B, is fixed to 23; the scaling factor in the driver chain K is
set to 3 considering 4 inverter stages and the PMOS-NMOS width ratio
R is 2; the on-state diode voltage drop VT , estimated with preliminary
simulations, is 1.15V.
Simulating with a loading current of 5mA and an input voltage
of 6V, the characteristic waveforms are shown in Fig.6.9, according
to the model predicted behaviour. The model versus simulated re-
sults comparison are reported in Tab.6.2: the overall efficiency error
is lower than 0.2%; if the inductor peak current is about 38mA, the
mathematical model error results 175µA, equal to 3%; in terms of
output voltage ripple the estimated value is 16.22mV with respect to
15.73mV derived by simulation; the estimated switching frequency of
109KHz differs from the simulated one no more than 2.7%. The maxi-
mum error occurs in the estimation of the power consumption of the
driver; in this case the model under estimates this power consump-
tion of about 15%; the simulated driver consumption is 211µW.
All the parameters have been evaluated and compared to the sim-
ulations results for different output stage size; keeping the size ra-
tio and the driver scaling factors above, the PMOS switch has been
swept from 10mm to 40mm for a loading current of 5mA. The over-
all efficiency, the inductor peak current and the output voltage ripple
comparison curves are reported in Fig.6.10(a), 6.10(b) and 6.10(c).
The overall efficiency error is lower than 0.8% whereas the IP and the
∆V ACTUALout error are both lower than 3.8% over the whole width range.
Similarly the model versus simulations results comparison has been
performed for a fixed switches width varying the loading current from
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Figure 6.9: Asynchronous DC/DC waveforms: VS = 6V, Iout = 5mA and WSP = 15mm.
5mA to 40mA. Assuming the PMOS switch width to be 15mm (NMOS
switch width equal to 7.5mm) the comparison curves are shown in
Fig.6.11(a), 6.11(b) and 6.11(c). In this case the maximum efficiency
error is 0.3% whereas the inductor peak current and the ripple output
voltage errors do not exceed 6.7%.
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Figure 6.10: Simulated versus model expected value comparison for different DC/DC PMOS
widths, with Iout = 5mA (Asynchronous Version): (a) Overall efficiency, (b) Induc-
tor peak current and (c) Output voltage ripple.
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Figure 6.11: Simulated versus model expected value comparison for different loading current
with DC/DC PMOS width WS = 15mm (Asynchronous Version): (a) Overall effi-
ciency, (b) Inductor peak current and (c) Output voltage ripple.
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Model Simulation
Overall Efficiency (η) [%] 86.33 86.53
Driver Power (PD) [µW ] 180 211
Inductor Peak Current (IP ) [mA] 38.2 38.4
Output Voltage Ripple (∆V ACTUALout ) [mV ] 15.73 16.22
Switching Frequency (fSW ) [KHz] 109.1 106.3
Table 6.2: Asynchronous DC/DC model versus simulated results comparison: VS = 6V, Iout =
5mA and WS = 15mm.
Synchronous Version
Using the same criteria, the synchronous version has been analyzed.
Assuming the same MOSFET size (WS = 15mm and WS/A = 7.5mm),
the ratio between the DC/DC MOSFET width and the first driver stage
width is set to 23 for the PMOS driver chain and it is set to 19 for the
NMOS one; the scaling factor in the driver chain K is assumed to be
3 considering 4 inverter stages and the PMOS-NMOS width ratio R is
2; the NMOS on-channel voltage drop VT , estimated with preliminary
simulations, is 125mV . Since VSW reaches the input voltage VS (6V ),
the SW -node sensing path must provide a voltage division by 3.
Simulating with a loading current of 5mA and an input voltage
of 6V, the model versus simulated results comparison are reported
in Tab.6.3: the overall efficiency error is lower than 1.25%; if the in-
ductor peak current is about 38mA, the mathematical model error
results 32µA, lower than 1.2%; in terms of output voltage ripple the
estimated value is 17.33mV with respect to 17.53mV derived by simu-
lation; the estimated switching frequency of 99.1KHz differs from the
simulated one no more than 0.8%. Also in this case the maximum
error occurs in the estimation of the driver power consumption: an
under-estimation of 15% is found; the simulated power consumption
is 293µW. The overall efficiency, the inductor peak current and the
output voltage ripple versus the output stage size (PMOS switch width
swept from 10mm to 40mm) for a loading current of 5mA are shown in
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Model Simulation
Overall Efficiency (η) [%] 95.96 95.41
Driver Power (PD) [µW ] 249 293
Inductor Peak Current (IP ) [mA] 38.18 38.21
Output Voltage Ripple (∆V ACTUALout ) [mV ] 17.33 17.53
Switching Frequency (fSW ) [KHz] 99.1 98.3
Table 6.3: Synchronous DC/DC model versus simulated results comparison: VS = 6V, Iout =
5mA and WS = 15mm.
Fig.6.12(a), 6.12(b) and 6.12(c). In this case the overall efficiency error
is lower than 1.3% whereas the IP and the ∆V
ACTUAL
out error are both
lower than 2.7% over the whole width range.
Fixing the output stage size and varying the loading current from 5mA
to 40mA the performances comparison curves result as in Fig.6.13(a),
6.13(b) and 6.13(c). In this case the maximum efficiency error is 1.4%
whereas the inductor peak current and the ripple output voltage er-
rors do not exceed 11.2%. The Mathematical Model errors resulting
from the synchronous version simulations are quite higher with re-
spect to the asynchronous ones; it is fair to assert that this inac-
curacy arise from the dead-time in the NMOS switch synchronous
turn-on not included in the model description.
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Figure 6.12: Simulated versus model expected value comparison for different DC/DC PMOS
widths, with Iout = 5mA (Synchronous Version): (a) Overall efficiency, (b) Inductor
peak current and (c) Output voltage ripple.
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Figure 6.13: Simulated versus model expected value comparison for different loading current
with DC/DC PMOS width WS = 15mm (Synchronous Version): (a) Overall effi-
ciency, (b) Inductor peak current and (c) Output voltage ripple.
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6.4 Model Validation:
Prototype and Measurements
6.4.1 Design and Test Considerations
A 0.35µm CMOS proces prototype has been developed following the
design procedure described above. The output stage and the driving
chains have been implemented using thick oxide mosfets according
to the previous description; the transistor size has been chosen to
be 10mm and 5mm for the PMOS and NMOS power switches respec-
tively. The control unit, based on the Fig.6.7 architecture, has been
realized combining digital standard cells provided by the design kit
and well-known hysteretic comparator described in [11]. The LC tank
has been placed on board using a 100µH inductor with 2.5 ohm serie
DC resistance and a 2.2µF Tantalum capacitor with 50 ohm ESR.
A simplifyed DC/DC test bench schematic is shown in Fig.6.4.1
[47], [48]. The input filter composed of Rin and Cin allows to the in-
put source VS to deliver a dc current only equals to the average in-
put current; if the value of Rin has been previously measured, the
average DC/DC input current I in is obtained by the measured volt-
age drop accross Rin itself. Measuring the average input voltage V in
(by an Agilent 34401A) the average input power P in is obtained, with
an acceptable accuracy, by multiplying V in and Iin. The input resis-
DCDC
(DUT)
LC tank
VS
Rin
Cin
Iin iin(t)vin(t) L
C Rload
vout(t)
Iout
Figure 6.14: DC/DC Test Bench Schematic.
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Element Value Description
Rin [ohm] 4.762 Measured input resistance (nominal 4.75 ohm
Cin [µF] 10 Filtering input capacitance
C [µF] 2.2 Loading capacitance
L [µH] 100 LC tank inductor
Rload [ohm] - load resistance; variable in order to sink different loading current
Table 6.4: DC/DC test bench passive elements
tance Rin has been estimated by means of a four terminal measure-
ment set-up (using an Agilent 34401A). The average output power has
been estimated measuring the root mean square of the output volt-
age V rmsout (FLUKE45) and the load resistance Rload (Agilent 34401A):
P out = (V
rms
out )
2/Rload. Tab.6.4 summarize the passive elements on the
DC/DC test board.
6.4.2 Test Results
Several tests have been performed in order to evaluate the prototype
functionality; for simplicity reasons only the DC/DC input, the out-
put voltage (external capacitor) and the switching node are available
test points, thus allowing an accurate evaluations of the performance
of the power converter. In Fig.6.4.2 the DC/DC output voltage and the
SW -node voltage resulting from the tests at 6V of input voltage with
5mA of loading current are shown. The afore descripted parametric
simulations have been replicated during the prototype tests. Since
the output stage size is fixed (PMOS width equals to 10mm), the main
performances sweeping the loading current have been evaluated; the
measurements results curves, compared with the model and simula-
tions ones are shown in Fig.6.16(a) and 6.16(b).
The tests results differ from the model and simulations expected
values and the model validation appears as difficult. The overall ef-
ficiency error, calculated with respect to the model results, reaches
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Figure 6.15: Measured DC/DC output voltage (top curve), and SW -node voltage (bottom curve).
14% at 5mA and it is reduced to 4.5% at 40mA; the prototype shown
a larger output voltage ripple with respect to the model one over the
whole loading current interval. In order to explain the reasons of these
poor performances, a set of transistor-level simulations has been
performed introducing different possible source of degradations. The
most important contribution has been individuated in the absence of
dead-time in the synchronous NMOS turning-on. Similarly, reducing
the driving signal edge slopes a cross-conduction current results in
the DC/DC output stage leading to a 7/8% efficiency reduction; more-
over a lower driving capability increase the driving stages power con-
sumption causing an additional efficiency drop. Adding parassitics
elements as the inductor serie resistance and the capacitor equiva-
lent serie resistance further degradation results. In terms of output
voltage ripple the main responsible in the model vs measured error
is the delay occuring in the control unit sensing circuits. All of these
effects lead to an overall efficiency and to a ripple compatible with the
values measured for the prototype samples.
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Figure 6.16: Simulated and measured versus model expected value comparison for different
loading current with DC/DC PMOS width WS = 10mm (Synchronous Version): (a)
Overall efficiency, (b) Output voltage ripple.
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6.5 Conclusions
The proposed mathematical model for DC/DC Buck converters with
PFM control in DCM is presented and validated by means of a CMOS
0.35µ m design case. A comparison between transistor-level simula-
tion results and calculated values from the analytical model shows
the good accuracy of the proposed model. The prototype tests results
exhibit a non-negligible error with respect to the expected ones re-
vealing some chip faults. Investigating for the performances degrada-
tion causes several key-points in the DC/DC design have been high-
lighted.
Despite the designed integrated circuit imperfections the proposed
mathematical model, validated by means of transistor-level simula-
tions, is useful as a preliminary design tool: the model allows to eval-
uate the performances limits for a proper set of design constrains;
since the output stage and the driving stages are generally the main
contribution in terms of silicon area, the mathematical model allows
to estimate the required area for this power converter.
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